IP Utility IDELAYCRTL Logic
Overview
Xilinx provided utility function to simplify design in Vivado IP Integrator.
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
- 95 dB of SNR, Pure logic stereo audio DAC with patented PLL-less feature
- On-Chip Logic Analyzer
- DDR3 Controller IP
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.