Input 2MHz~16MHz, output 16~72MHz and 72MHz~200MHz, 1.08~1.32V PLL; UMC 55nm Low Power Process.
Overview
Input 2MHz~16MHz, output 16~72MHz and 72MHz~200MHz, 1.08~1.32V PLL; UMC 55nm Low Power Process.
Technical Specifications
Short description
Input 2MHz~16MHz, output 16~72MHz and 72MHz~200MHz, 1.08~1.32V PLL; UMC 55nm Low Power Process.
Vendor
Vendor Name
Foundry, Node
UMC 55nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
55nm
Related IPs
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
- Low Power PLL for TSMC 40nm ULP
- Low Power 300-600 MHz programmable PLL
- 12-Bit Low Speed DAC with Output Buffer - HLMC 55nm
- 12-Bit Low Speed DAC with Output Buffer - HLMC 55nm