Input 12MHz, output 900 MHz/1200MHz, 600 MHz/800 MHz, 360 MHz/480MHz, 300 MHz/400MHz, frequency synthesizable PLL; UMC 55nm SP/RVT LowK Logic Process
Overview
Input 12MHz, output 900 MHz/1200MHz, 600 MHz/800 MHz, 360 MHz/480MHz, 300 MHz/400MHz, frequency synthesizable PLL; UMC 55nm SP/RVT LowK Logic Process
Technical Specifications
Short description
Input 12MHz, output 900 MHz/1200MHz, 600 MHz/800 MHz, 360 MHz/480MHz, 300 MHz/400MHz, frequency synthesizable PLL; UMC 55nm SP/RVT LowK Logic Process
Vendor
Vendor Name
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- Input 20M-50M Hz, output 300M-600M Hz, frequency synthesizable PLL; UMC 55nm SP/RVT process
- 3.3V input , Programmable Output 1.8V/1.2V with 300mA driving capability; Linear Regulator; UMC 55nm SP/RVT LowK Logic Process
- 20 to 300 MHz frequency synthesizer
- Frequency synthesizer 20 to 300 MHz
- 1 – 600 MHz frequency synthesizer