High Performance/Low Power MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
Overview
Memory Compilers
Technical Specifications
Foundry, Node
TSMC 90nm
Maturity
Avaiable
TSMC
Pre-Silicon:
90nm
FS
,
90nm
FT
,
90nm
G
,
90nm
GOD
,
90nm
GT
,
90nm
LP
,
90nm
zzz
Related IPs
- High Performance/Low Power Single Port Multi-banks SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
- High Performance/Low Power/Ultra Low Power MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, read assist, write assist, supports process HP/HP
- High Performance/Low Power Dual Port SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
- High Performance/Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
- High Performance/Low Power Metal Programmable ROM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
- High Performance/Low Power/Ultra Low Power Single Port Multi-banks SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, read assist, write assist, supports process HP/