High Density Single Port Multi-banks SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FF/P
High Density Single Port Multi-banks SRAM Compiler
Overview
Technical Specifications
Short description
High Density Single Port Multi-banks SRAM Compiler
Vendor
Vendor Name
Foundry, Node
TSMC 3nm
Maturity
Avaiable
TSMC
Pre-Silicon:
3nm
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - compiler range up to 576 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual voltage - Compiler range up to 640 k
- Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k