HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface
Overview
This is a high performance, small footprint HASH IP Core. It supports three HASH algorithms: MD5, SHA1, SHA256. A S/G DMA engine keeps the core running. Each hash engine has it’s own dedicated clock, which is independent of the main AXI clock.
Key Features
- Supports MD5, SHA1 and SHA256
- High Performance S/G DMA engine
- Fully AXI-4 compatible
- AXI-Light for register Interface
- Separate clocks for MD5, SHA and SHA256 engines and AXI interface
Benefits
- High Performance, small footprint
Deliverables
- Verilog Source Code
- Test bench
- Tech Support
Technical Specifications
Foundry, Node
any
Maturity
Silicon Proven
Availability
now
Related IPs
- AES Crypto and SHA-2 Hash Core with DMA
- UART with FIFOs and Synchronous CPU Interface
- UART with FIFOs, IrDA and Synchronous CPU Interface
- SHA-3, SHA-2, SHA-1, SM3, MD5, Hash Accelerators
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions
- USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface