IP Catalog > Interface IP > Memory Interface IP > GDDR IP > GDDR6 DFI Assertion IP

GDDR6 DFI Assertion IP

Overview

DFI GDDR6 Assertion IP provides an efficient and smart way to verify the DFI GDDR6 designs quickly without a testbench. The SmartDV's DFI GDDR6 Assertion IP is fully complian with standard DFI GDDR6 Specification.

GDDR6 DFI Assertion IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

GDDR6 DFI Assertion IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key Features

  • Specification Compliance
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports GDDR6 devices compliant with JEDEC GDDR6 SGRAM Standard JESD250A and JESD250B.
    • Supports GDDR6 x16 or x8 clamshell modes.
    • Can be configured as a single controller driving two x16 GDDR6 channels simultaneously (x32 total) or two controllers each driving one x16 GDDR6 channel.
    • Supports GDDR6 operation at up to 18Gbps.
    • Supports GDDR6 error detection code (EDC).
    • Supports controller retries read and write transactions after EDC error detected.
    • Supports GDDR6 data bus inversion (DBI) and CA bus inversion (CABI).
    • Supports Per-bank and All-bank refresh.
    • Supports Write Single Mask (WSM) and Write Double Mask (WDM).
    • Supports GDDR6 low power modes (self-refresh and power-down).
    • Support for GDDR6 device densities from 8 to 32Gb.
    • Supports automatic generation and user-controlled initialization sequences.
    • Supports read and write commands with or without auto-precharge.
    • Supports DRAM Clock disabling feature.
    • Supports Low power control features.
    • Supports Error signaling.
    • Supports CA Training.
    • Supports WCK-DQ Training.
    • Supports WCK2CK Leveling.
    • Supports RDQS Toggle mode.
    • Supports all types of timing and protocol violations detection for timing parameters.
    • Constantly monitors DFI behavior during simulation.
    • Protocol checker fully compliant with DFI 4.0 or 5.0 Specifications.
  • Assertion IP features
    • Assertion IP includes:
    • System Verilog assertions
    • System Verilog assumptions
    • System Verilog cover properties
    • Synthesizable Verilog Auxiliary code
    • Support Master mode, Slave mode, Monitor mode and Constraint mode.
    • Supports Simulation mode (stimulus from SmartDV GDDR6 VIP) and Formal mode (stimulus from Formal tool).
    • Rich set of parameters to configure GDDR6 Assertion IP functionality.

    Benefits

    • Runs in every major formal and simulation environment.

    Block Diagram

    GDDR6 DFI Assertion IP Block Diagram

    Deliverables

    • Detailed documentation of Assertion IP usage.
    • Documentation also contains User's Guide and Release notes.

    Technical Specifications

Request Info

Related IPs

×
Semiconductor IP