LDPC corrects errors caused by flash storage failure mechanisms. The data is encoded while writing into the storage devices and it is decoded while reading from the storage devices. Decoding corrects read errors. The LDPC code that is used with storage devices should exhibit a very low error floor (very low BER) and have high throughput.
Flash Memory LDPC
Overview
Key Features
- Irregular parity check matrix
- Layered decoding
- Minimum sum algorithm
- Soft decision decoding
- BCH decoder corrects up to t errors where t = 10 or 12
- ETSI EN 755 V1.4.1 compliant
Applications
- Flash Memory
Deliverables
- System Matlab model
- Synthesizable Verilog RTL
- Test Benches for verification
- Documentation
Technical Specifications
Maturity
In Production
Availability
Immediate
Related IPs
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- Hyperbus Flash Memory Controller
- Parallel FLASH Memory Controller
- Flash Memory LDPC Error Correction
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.