eUSB2V2 PHY

Overview

Proven solution featuring host and peripheral with industry-leading high performance, low power, and small area

eUSB2V2 scales up to 4.8Gbps of data rate with the flexibility to configure asymmetrical or symmetrical links to build an efficient system, depending on the intended application. In asymmetrical link mode, one direction can achieve speeds of up to 4.8Gbps, while the reverse can operate at a lower rate of 480Mbps. This flexibility allows for simpler designs, optimized power consumption, and reduced EMI noise. Symmetrical links can be configured to run at speeds between 960Mbps and 4.8Gbps.

Key Features

  • Up to 4.8Gbps scalable data rate
  • Compliant to eUSB2V2 r1.0 / UTMI2.0 r0.9
  • Configurable to Host or Peripheral
  • Supports L1/L2 low power state
  • Supports eUSB2V2 Compliance Modes and RxMargining Mode
  • Support 19.2/24/48/100 MHz Ref Clocks
  • APB interface for SoC register access and configuration
  • Support for legacy protocol (HS Native Mode) operation
  • Support pre and post-driver loopback test
  • Supports eUSB2v1 HS Native Mode (480Mbps only)

Benefits

  • Complete IP Solution: PHY + Controller + Driver + VIP facilitates rapid SoC development
  • Scale up to 4.8Gbps of Data Rate: Support both symmetrical and asymmetrical links
  • Industry Standard Interface: Simplify system integration efforts

Block Diagram

eUSB2V2 PHY Block Diagram

Technical Specifications

Foundry, Node
Samsung 7nm
Maturity
Silicon proven
Samsung
Silicon Proven: 7nm
×
Semiconductor IP