Ethernet 1G/2.5G/5G/10G/25G and CPRI 7.0 PCS

Overview

The vendor offers a PCS IP core that can be used for both Ethernet and CPRI. Comcores PCS Ethernet and CPRI IP core is a silicon agnostic implementation of the PCS layer compliant with Ethernet standard IEEE 802.3-2018 and CPRI Specification V7.0.

The IP-core supports 1G, 2.5G, 5G, 10G, and 25G Ethernet data rates as well as CPRI data rate option 1 (614.14M) to option 10 (24.33024G).

Comcores PCS Ethernet and CPRI IP core can be dynamically configured to enable either 8b10b or 64b66b encoding/decoding.

In order to ensure easy integration, build-in test capabilities are provided in the core. The IP-core has been optimized for size and is a highly tested solu-tion that will fast track any project.

Key Features

  • Delivers Performance
    • Designed to IEEE Std. 802.3-2015 and CPRI Specification V7.0
    • Supports Ethernet speeds of 1G-25G and CPRI line rates option 1-10
    • Low Latency
  • Feature Rich
    • Supports GMII/XGMII/XLGMII interface
    • Near end loop back test functionality implemented in core
    • Signals can optionally be either 8b10b or 64b66b encoded/decoded
    • Build-in test capabilities
    • SerDes bus width is fully configurable from 10-66 bit
    • BER test option included
  • Highly Configurable
    • Configurable for several operating modes and speeds
    • Modular design
  • Silicon Agnostic
    • Designed in VHDL and targeting both ASICs and FPGAs

Block Diagram

Ethernet 1G/2.5G/5G/10G/25G and CPRI 7.0 PCS Block Diagram

Deliverables

  • The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
    • Solid documentation, including User Manual and Release Note
    • Simulation Environment, including Simple Testbed, Test case, Test Script
    • Timing Constraints in Synopsys SDC format
    • Access to support system and direct support from Comcores Engineers
    • Synopsys Lint and CDC

Technical Specifications

Maturity
Mature
Availability
Available
×
Semiconductor IP