The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.
Emulation of RF and channel impairments in Verilog
Overview
Key Features
- DAC emulation - request p samples every q clock cycles
- IQ imbalance + DC offset
- PA amplitude compression and phase shift
- FIR type fading channel
- Frequency + sampling clock offset
- Additive White Gaussian Noise
- RX gain control with arbitrary definition of attenuation, pin setting, and delay
- Available as Verilog source code without vendor specific IP cores
Benefits
- Test and verify PHY implementations in real time
- Optimize parameters
- Create BER/FER curves in a fast and reproducible way
- Avoid the effort to connect a real RF
Deliverables
- Verilog source code
- Matlab/Octave control functions
- Documentation
Technical Specifications
Foundry, Node
Related IPs
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors
- HDMI, LVDS, RF and Analog Pads in TSMC 45/40nm
- UFS Controller - Verifies compliance and performance of UFS interfaces in SoCs
- ColdFire V2 Core with single Fast Ethernet and AMBA peripherals connected in a subsytem
- AHB Channel with Decoder and Data Mux IP Core
- APB Channel with Decoder and Data Mux