The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.
Emulation of RF and channel impairments in Verilog
Overview
Key Features
- DAC emulation - request p samples every q clock cycles
- IQ imbalance + DC offset
- PA amplitude compression and phase shift
- FIR type fading channel
- Frequency + sampling clock offset
- Additive White Gaussian Noise
- RX gain control with arbitrary definition of attenuation, pin setting, and delay
- Available as Verilog source code without vendor specific IP cores
Benefits
- Test and verify PHY implementations in real time
- Optimize parameters
- Create BER/FER curves in a fast and reproducible way
- Avoid the effort to connect a real RF
Deliverables
- Verilog source code
- Matlab/Octave control functions
- Documentation
Technical Specifications
Foundry, Node
Related IPs
- UFS Controller - Verifies compliance and performance of UFS interfaces in SoCs
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-EW
- Flash Memory Controller IP, Support page sizes of 512, 2K, 4K, 8K and 16K bytes NAND Flash memory, 74bit ECC correction (512 or 1K bytes sectors), Soft IP
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 40LP-EW
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28 HPC-EW