The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.
Emulation of RF and channel impairments in Verilog
Overview
Key Features
- DAC emulation - request p samples every q clock cycles
- IQ imbalance + DC offset
- PA amplitude compression and phase shift
- FIR type fading channel
- Frequency + sampling clock offset
- Additive White Gaussian Noise
- RX gain control with arbitrary definition of attenuation, pin setting, and delay
- Available as Verilog source code without vendor specific IP cores
Benefits
- Test and verify PHY implementations in real time
- Optimize parameters
- Create BER/FER curves in a fast and reproducible way
- Avoid the effort to connect a real RF
Deliverables
- Verilog source code
- Matlab/Octave control functions
- Documentation
Technical Specifications
Foundry, Node
Related IPs
- Software solution targeting the configuration of Ethernet switches and endpoints in TSN networks
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- FIFO capable of working in Highly Noisy environment, giving silicon ultimate stability in electromagnetic noisy environment.
- Embedded Flash Protection with Hardware Root of Trust and Lite Crypto Engine
- One Port Register File (1 Port RF) Compiler with Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, supports process FF/P
- 2 Ports RW Register File (2 Ports RF) Compiler with Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, supports process FF/P