ZX-ADIQ12B1G08NLL is a Dual channel 12-bit analog-to-digital converter (ADC) that operates up to 1GS/s. This ADC samples wide bandwidth analog signals with good linearity best suited for many applications. Small footprint and completely integrated reference drivers simplify integration complexity in RF front-end and SOC. In-built calibration engine helps reducing sensitivity to process, voltage and temperature variations which improves overall system robustness..
This IP solution is designed and provided by Vervesemi Microelectronics Pvt LTD, a strategic business partner of Zixin.
Dual channel 12-bit, 1GS/s ADC IP
Overview
Key Features
- Technology: Samsung 8nm LPP process
- Metal cheme:11M_3Mx_6Dx_1Gx_1Iz_LB
- Dual channel 12-bit, 1GS/s Analog-to-Digital Converter
- Differential analog input
- 0.75 V/1.8 V analog and 0.75 V digital power supply
- Small footprint (< 0.21 mm2)
- Dimensions: 640ux325u
- Internal reference generator (no external component)
- Low power
- -40°C to +125°C Operating Temperature Range
- Self-calibrating ADC (offset, gain and skew errors)
- Background calibration algorithms to track PVT variations
- Parallel port addressable control for flexible digital control and debug of calibration engine
- Input Buffer @ 1.8 V Supply
- Input capacitance = 0.8 pF
- Lowest analog supply for GHz sampling frequency operation
Applications
- RF Receiver
- Industrial Instrumentation
- Radar
- Electronics Surveillance
Deliverables
- Datasheet
- Hard Macro (GDSII)
- Characterization Report (as applicable)
- Abstract View (LEF)
Technical Specifications
Foundry, Node
8nm process nodes, portable to other nodes
Maturity
In Production
Availability
Available
Related IPs
- 12bit, 640Msps Dual channel IQ ADC IP Core
- Dual channel 12-bit, 1GS/s ADC in Samsung 8nm for 5G & WIFI6
- Dual channel 12-bit, 4GS/s ADC
- Dual channel 12-bit, 1.75GS/s ADC IP
- Dual 12-bit 80Msps Low power silicon proven in 28nm ADC IP
- Analog Front End: 1 channel of 12-bit 2 GSPS ADC IQ Pairs, 1 channel of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL