It is a Dual 12-bit analog-to-digital converter (ADC I &Q) that operates up to 80MS/s. Each
ADC samples wide bandwidth analog signals with good linearity best suited for many applications. Small footprint and completely integrated reference drivers simplify integration complexity in RF front-end and SOC. In-built calibration engine helps reducing sensitivity to process, voltage and temperature variations which improves overall system robustness.
Dual 12-bit 80Msps Low power silicon proven in 28nm ADC IP
Overview
Key Features
- • Differential analog input
- • Small footprint
- • Internal reference generator (no
- external component)
- • Low power
- • Self-calibrating ADC (offset, gain and
- skew errors)
- • Serial port control for flexible digital
- control
- • Lowest analog supply for GHz
- sampling frequency operation
Applications
- • Wideband RF Receiver
- • Industrial Instrumentation
- • Radar
- • Electronic surveillance
Technical Specifications
Foundry, Node
28nm
Maturity
Silicon proven
Availability
immediate
Related IPs
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- 12bit at 1Msps R2R Low power Silicon Proven DAC IP Core
- 8-bit <=25GSa/s High-speed Low power ADC in 16nm TSMC CMOS
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)