Display Port 2-Lane Transmitter PHY
Overview
M31 DisplayPort TX IP provides high-performance, multi-lane capability and low power architecture for high-bandwidth applications. DisplayPort TX supports 20Gbps UHBR20, 13.5Gbps UHBR13.5, 10Gbps UHBR10, 8.1Gbps HBR3, 5.4Gbps HBR2, 2.7Gbps HBR and 1.62Gbps RBR data rates. Additionally, the IP also includes the transceiver for the AUX channel.
Key Features
- Supports 1.62G to 20Gbps data rates and compact die area
- Supports x1, x2 and x4 lanes
- Supports post-cursor 1 FFE for Main Link transmitter
- Supports four swing levels for Main Link transmitter
- Supports four pre-emphasis levels for Main Link transmitter
- Supports 20-bit/40-bit databus width of parallel interface
- Supports PLL-alive mode
- Supports built-in internal loopback mode for testing
- Supports AUX channel feature
- Supports Wire-Bond or Flip-Chip packages
- Can be integrated with USB PHY to realize type-C DP alternate
Technical Specifications
Related IPs
- Display Port Transmitter IP
- Dual RSDS Transmitter, 24/18-bit color, 40-300Mb/s (SVGA/UXGA/full HDTV) LCD & Plasma display
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane
- Dual RSDS Transmitter, 30-bit color, 40-300Mb/s (SVGA/UXGA/full HDTV) LCD & Plasma display
- FPD LVDS Display Interface - 1 & 2 Port LVDS Panels
- Display Port 1.2 Tx PHY & Controller IP (Silicon Proven in STMicro 28FDSOI)