The DDR4/ DDR3L/ LPDDR4 Combo PHY IP provides low latency and enables up to 3200Mbps throughput. The PHY IP is compliant with the latest JEDEC standards and is silicon proven in TSMC 12FFC process technology and is designed for ease of integration and faster time-to-market.
DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
Overview
Key Features
- Supported DRAM type: DDR3L/DDR4/LPDDR4
- Maximum controller clock frequency of 400MHz resulting in maximum DRAM data rate of 1866Mbps
- Interface: SSTL135/POD12/LVSTL
- Data path width scales in 32-bit increment
- Four modules for flexible configuration:CA/DQ_X16/DQ_X8/ZQ
- Programmable output impedance (DS)
- Programmable on-die termination (ODT)
- Core power:0.9V, I/O power (VDDQ):1.5V/1.35V/1.2V, RX power:1.8V
- ESD: 2KV/HBM, 200V/MM, 500V/CDM
- Support ZQ calibration
- Support 8 ranks
- Support write-leveling, CBT
- Support PHY internal VREFDQ auto decision
- Per-bit deskew in read and write datapath
- Silicon Proven in UMC 28HPC+ process technology
- Supported metal scheme: 1P7M_1C
Block Diagram
Deliverables
- Application Note / User Manual
- Behavior model, and protected RTL codes
- Protected Post layout netlist and Standard Delay Format (SDF)
- Frame view (LEF)
- Metal GDS (GDSII)
- Test patterns and Test Documentation
Technical Specifications
Foundry, Node
TSMC 12FFC
Maturity
In Production
Availability
Immediate
Related IPs
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- LPDDR4/ DDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency
- SDRAM DDRx & LPDDR4x Host Controller & PHY - TSMC 12nm 12FFC,FFC+
- PHY IP for PCIe 6.0 on TSMC N5