DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process
Overview
Three pulse width modulation, boosting voltage from 3.3V to +/-12.5V, and +6V, Ivcca=450uA @ Idrive=0.
Technical Specifications
Short description
DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process
Vendor
Vendor Name
Foundry, Node
UMC 350nm Logic
UMC
Pre-Silicon:
350nm
Silicon Proven: 350nm
Silicon Proven: 350nm
Related IPs
- General Purpose Input / Output Controller (GPIO)
- Single Port SRAM Compiler IP, UMC 65nm SP process
- DC/DC - Input 1.2~2.5V, output 3.3V
- DC/DC - Input 5.0V/4.2V, output 1.8V/1.2V
- 1V, micro-Power, Rail-to-Rail Input / Output Operational Amplifier
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.