D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process
Overview
80MHz 2-chanel Digital-to-Analog converter, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- A/D Converter IP, 12 bits, 80Msps, I-Q Channels, UMC 55nm SP process
- 12 Bits, 100 kS/s SAR Analog to Digital Converter
- CMOS 3 Channels 10 Bits 200MSPS+ Current-Steering D/A Converter
- IBM 65nm CMOS 1-Channel 10-Bit 350Msps+ Current-Steering D/A Converter
- D/A Converter IP, 10 bits, 80Msps, UMC 0.13um SP/FSG process