Correlator IP Core
Overview
The function of this core is to correlate an incoming data stream to a stored binary pattern called a code sequence or coefficient sequence. The data stream may be binary or multi-valued, either signed or unsigned, and is provided to the core one sample at a time. The core can be configured to perform either a real correlation with a single data input stream and a single coefficient sequence, or a complex correlation with two input data streams representing the real and imaginary input terms, and two coefficient sequences representing the real and imaginary coefficients. The core provides multiple channel capability and can support up to 256 channels. Correlations for each channel operate independently from each other. Also, up to 256 different coefficient sequences may be stored in the core, and each channel can select which coefficient sequence is correlated to that channel, so one coefficient sequence could be used for all 256 channels if desired.
Key Features
- Supports 1 to 8 bit input data width
- Supports 1 to 256 channels
- Supports a correlation window from 8 to 2048 taps
- Supports oversampled input data from 2x to 8x
- Supports real correlations for either signed or unsigned data
- Supports complex correlations for signed data
- Allows the user to tune the performance of the design by specifying the values of several parameters
- Provides a selectable input FIFO for maximum data throughput
- Allows the user to specify the number of coefficient sequences desired, from 1 to 256
Block Diagram
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core