Zyxx Ascon IP is an Intellectual Property implementing the ASCON
(Authenticated Sponge CONstruction) cryptographic algorithm in version 1.2
This algorithm has been selected by the NIST in the first phase of
the process of standardization for lightweight cryptography
Configurable Ascon IP for FPGA and ASIC
Overview
Key Features
- Available in different configurations :
- ? Ascon-128 for authenticated encryption with 64 bits data blocks
- ? Ascon-128a for authenticated encryption with 128 bits data blocks
- ? Ascon-80pq for authenticated encryption with 64 bits data blocks and 160 bits key
- ? Ascon-Hash for hashing with Ascon algorithm
- ? Ascon-Xof for extendable output function with Ascon algorithm
- ? Full configuration for all modes above
- Available in 3 versions :
- ? Ultra-Fast : very low latency and very high bandwith with higher footprint
- ? Fast : High bandwith with low latency and high frequency
- ? Small : Higher latency but smaller footprint
- Full standard support :
- Zyxx Ascon supports full specification of the Ascon standard selected by the NIST for lightweight cryptographic algorithm
- AXI4 compatible interface can be added as an option for every configurations and versions
- Available for a wide range of FPGA vendors :
- AMD (Xilinx), Intel (Altera), Microchip, Lattice, Achronix, QuickLogic, and for ASICs
- Delivered as a netlist for the target required by the client
Benefits
- Highest Througouput on the market
Deliverables
- Netlist
Technical Specifications
Foundry, Node
On demand
Related IPs
- NFC Tag IP for Proximity Integrated Circuit Cards (PICC) and Vicinity Integrated Circuit Cards (VICC)
- CPU-less QUIC Offload IP core for FPGA Acceleration
- CPU-less TLS1.3 Offload IP core for FPGA Acceleration
- AES Encryption & Decryption IP Core − Single Configurable Block Cipher Mode
- Multi-channel codec to ASIC / FPGA
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR5/4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2