The H50 is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space. The core has a 5-stage pipeline and is offered in two versions.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the H50 and to generate corresponding hardware and software development kits.
Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
Overview
Key Features
- 64-bit RISC-V core
- H50X supports RV64IMC
- H50XF supports RV64IMCF
- Fully parallel multiplier
- 5-stage pipeline
- Dynamic Branch Predictor
- RISC-V mode support:
- Machine, User
- Internal interrupt controller
- Up to 256 sources
- FPU (H50F)
- Optional instruction and data tightly coupled memories (TCM)
- Optional 8 or 16 PMP regions
- Optional L1 data and instruction caches
- On-chip debugger
- JTAG and RISC-V Debug module
Benefits
- Large address space
- 64-bit addressing
- Flexibility
- Wide choice of configuration options.
- Customization
- Ability to create custom RISC-V extensions to optimise performance
- Efficient architectural exploration of custom extensions with Studio
- Automatic HDK and SDK generation from Studio
- Rigorous verification of modified H50X(F) core using UVM
Block Diagram
Applications
- Applications that need to access more than 4GB address space, in application areas like SSD and enterprise storage, or MAC layer protocol processing in wireless networking.
Deliverables
- Human-readable and structured RTL in either:
- Verilog
- VHDL
- System Verilog
- Hardware development kit (HDK)
- Synthesis scripts
- Simulation testbenches
- Debug support
- Software development kit (SDK)
- LLVM C-compiler
- Assembler, Disassembler, Linker
- Instruction-accurate simulator
- Cycle-accurate simulator
- Profiler
- LLDB Debugger
- OpenOCD
Technical Specifications
Foundry, Node
Any
Availability
now
Related IPs
- RISC-V processor - 32 bit, 5-stage pipeline
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- 8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA
- Efficient 32-bit Processor with Custom Instructions
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems