Massar is a column-parallel high resolution, high speed ADC tailored to low power consumption and large frame imaging sensors.
The Hybrid ADC combinestwo complementary architectures: RAMP x SAR to maximize the performance of your image sensors. Protected by several patents, the ADC is already Silicon Proven in ST130nm technology node!
Column-parallel high resolution, high speed ADC
Overview
Key Features
- Hybrid IP ADC Silicon Proven, adaptable to different application fields
- Multi-channel ADC (over 800)
- High resolution (14bits)
- Cross talk less than 1 LSB
- Small surface area (8.5u pitch)
- Analog and digital power supply: 3.5V and1.5V
- Easy migration on other technologies and process nodes
Block Diagram
Technical Specifications
Maturity
Silicon Proven
Related IPs
- High Speed light-weight protocol
- High speed NoC (Network On-Chip) Interconnect IP
- Compact area 14bit IQ High Speed 10.3bit ENOB High performance Silicon Proven DAC IP Core
- High Speed 1.5GHz Frac-N PLL IP Core
- Low Power High Speed 1.2GHz Frac-N PLL IP Core
- Low Power High Speed 1GHz Frac-N PLL IP Core