Clock Verification IP can be used to generate clock signals in testbench.
There is no license required to use Clock VIP.
Clock Verification IP (VIP)
Overview
Key Features
- SystemVerilog interface based
- Supports master mode and pass-through mode both
- Example design delivered in IP integrator
Technical Specifications
Related IPs
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- PMBus Verification IP
- PVCI (Peripheral VCI) Verification IP
- QI Verification IP
- RoCE Verification IP