The LDO is capable of outputting 1.2V voltage with maximum power of 100mA and low drop out voltage of less than 200mV. The IP is fabricated in XFAB 250nm process and can be ported to foundry process nodes.
Supported by innovative and dedicated engineering teams in Silicon Valley and Asia, we are specialized in high performance low power audio CODECs, pipelined A/D converters, current-steering D/A converters, PLL, DLL clocking IPs, and high speed IO interface IPs. Please contact us for more information.
Cap-less 100mA Low Noise LDO, XFAB 250nm
Overview
Key Features
- Input Voltage: 2.5V ~3.3V
- Output Voltage: 2.5V
- Maximum Output Current: 100mA
- Quiescent Current: 35uA
- Line Regulation: + 1.5%
- Load Regulation: 200ppm/mA
- Short-Circuit Protection
- Current Limiter
Deliverables
- Full Datasheet
- Application Note
- Integration Guidance
- Behavior Model
- GDSII Abstract (.LEF Format)
- Timing Library (.LIB Format)
- LVS Netlist (SPICE Compatible)
- Physical Design Database (GDSII Format)
- Silicon Validation Report
- AE Support
Technical Specifications
Foundry, Node
XFAB 250nm G / EFlash
Maturity
Silicon Proven
Availability
Now
Related IPs
- Cap-less 25mA Low Noise LDO, Fujitsu 90nm
- Low Power 5V->2.4V Low noise LDO IP core
- Low Power 5V->3.0V Cap-less LDO IP Core
- 1220 to 1610 MHz Low noise amplifier
- 65 ... 3000 MHz low noise amplifier
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements