Bluetooth Baseband Core
Key Features
- Fully compliant with Bluetooth Specifications Ver 1.1 as specified by Special Interest Group (SIG).
- Compliance to Test Suites as provided Standard Sample Test from Bluetooth Qualification Body (BQB).
- Reduced Area by logical sharing thereby Low Power Consumption.
- Time Division Duplex (TDD).
- 32-bit AMBA Advanced Peripheral Bus (APB).
- Perfectly suitable for SOC verification.
- 4 Kbits Buffer on Host Side.
- Piconet/Scatternet functions with multi-slot packets.
- Supports Asynchronous Connectionless Link (ACL) i.e. Data Channels.
- Supports Low Power Modes
- Time critical packet processing.
- Authentication and Hardware Encryption along with CRC and FEC for error detection and correction.
- RF Interface compatible to Ericsson Bluetooth Radio.
- Data Rate 1 MBPS
- 4 Kbits Buffer on RF Side.
- Single clock domain throughout the system.
Benefits
- Targeted to Xilinx Spartan II.
- Clock Frequency: 24 MHz for FPGA (Standard: 8 MHz)
Deliverables
- Fully synthesizable Register Transfer Level (RTL) Verilog HDL core.
- Test Bench Environment: Verilog
Technical Specifications
Availability
now
Related IPs
- Ultra low power C-programmable Baseband Signal Processor core
- Ceva-Waves Bluetooth 5 low energy Baseband Controller, software and profiles
- Ceva-Waves Bluetooth 5.1 low energy Baseband Controller, software and profiles
- Bluetooth low energy v5.4 Baseband Controller, Protocol Software Stack and Profiles IP
- Ceva-Waves Bluetooth 5.2 dual mode Baseband Controller
- Ceva-Waves Bluetooth 5.2 Low Energy Baseband Controller, software and profiles