XIP2113B from Xiphera is a balanced Intellectual Property (IP) core designed for ChaCha20-Poly1305 Authenticated Encryption with Associated Data (AEAD) scheme protecting both confidentiality and authenticity at the same time. The current definitive standard for ChaCha20-Poly1305 is RFC 8439, “ChaCha20 and Poly1305 for IETF Protocols”.
ChaCha20-Poly1305 is a combination of the ChaCha20 stream cipher and Poly1305 message authentication code, both algorithms designed by Daniel J. Bernstein, and it is used an AEAD scheme in multiple protocols, including TLS 1.3.
XIP2113B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP2113B does not rely on any FPGA manufacturer-specific features.
Balanced IP core for ChaCha20-Poly1305 AEAD algorithm
Overview
Key Features
- Moderate resource requirements: The entire XIP2113B requires 5052 Adaptive Lookup Modules (ALMs) (Intel Cyclone 10 GX).
- Performance: XIP2113B achieves a throughput in several Gbps range, for example 2.99+ Gbps in Intel Cyclone 10 GX. Even higher throughputs can be achieved with parallel instantiations of XIP2113B.
- High Throughput with Short Latency: XIP2113B offers very high throughput for a single stream of data as it is capable to process one 16-byte block per clock cycle after certain initial latency. The length of the initial latency depends on the length of the message and XIP2113B has been carefully optimized to minimize this initial latency.
- Constant Latency: The execution time of XIP2113B is independent of the key values and message contents (apart from the message length), and consequently provides full protection against timing-based side-channel attacks.
- Standard Compliance: XIP2113B is fully compliant with RFC 8439 “ChaCha20 and Poly1305 for IETF Protocols”.
Benefits
- Fully digital design
- Portable to any ASIC or FPGA technology
- Fully standard compliant
- Easy to integrate
- Several bus interfaces available
- IP core designed in-house at Xiphera
- Technical support by the original designers and cryptographic experts
Applications
- TLS 1.3, WireGuard VPN protocol.
Deliverables
- Please contact sales@xiphera.com for pricing and your preferred delivery method. XIP2113B can be shipped in a number of formats, including netlist, source code, or encrypted source code.
- Additionally, synthesis scripts, a comprehensive testbench, high-level Python model, and a detailed datasheet including an integration guide are included.
Technical Specifications
Foundry, Node
Any
Maturity
Hardware tested
Availability
Immediate
Related IPs
- High-performance, low-power 2D composition IP core for embedded devices
- High-speed IP core for ChaCha20-Poly1305 AEAD algorithm
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset