The AMBA AXI protocol is targeted at high-performance, high-frequency system designs and includes a number of features that make it suitable for high-speed submicrons interconnect.
AXI- Interconnect : Advanced Extensible Interface Bus IP
Overview
Key Features
- AMBA AXI Bus Specification version 2.0
- Functions as:
- Master
- Slave
- Interconnect
- Supports all valid burst transfer types
- Supports 2 Masters and 5 Slaves
- Supports any valid topology
- Interconnect is working under the principle of SAMD (Shared Address and Multiple Data )
- Supports optional two levels of address pipelining
- Supports 4KB split bus architecture (simultaneous read and simultaneous write)
- AXI lite Master is working under common ID
- Interconnect has competence knowledge about master and slave in the system
Technical Specifications
Availability
now
Related IPs
- Low-power SD/eMMC host controller IP provides advanced high-performance 32- and 64-bit AXI interface to the SoC
- Advanced Encryption Standard (AES-128) core with AMBA AHB interface
- Display Controller - LCD / OLED Panels (AXI Bus)
- AXI Interconnect
- AXI Bus Extender
- BitBLT Graphics Hardware Accelerator (AXI Bus)