The Synopsys ARC-V™ RHX-100 series processors feature a dual-issue, 32-bit superscalar architecture for use in applications where real-time performance is required. The cores offer outstanding performance delivering with a small area footprint and low power consumption.
The ARC-V RHX-100 processors are based on the RISC-V instruction set architecture (ISA). The processors feature a 34-bit physical address
space defined by the RISC-V Sv32 MMU. For applications requiring higher performance, the multi-core RHX-105 and RHX-105V are available with up to 16 CPU cores and up to 16 hardware accelerators in the processor cluster. RISC-V vector extensions (RVV) are available in the RHX-100V (single core) and RHX-105V (multi-core) processors.
The ARC-V RHX-100 features level 1 (L1) instruction and data cache and close coupled memory (CCM) and is optimized for use in high-performance real-time embedded applications.
ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
Overview
Key Features
- High-speed, 32-bit, dual-issue, 10-stage pipeline
- Multicore support for up to 16 CPUs and up to 16 user hardware accelerators per processor cluster
- Optional enhanced RISC-V Sv32 MMU with support for Linux and SMP Linux
- 4 KB to 128 KB instruction and data L1 cache
- Up to 16 MB cluster cache / shared memory
- Up to 16 MB instruction and data closely coupled memory (CCM)
- Real-time enhanced virtualization with 3-stage memory protection unit for OS needs (L1), for VM isolation (L2) and for system level isolation (L3). 128-bit loads and stores per clock
- Radix-4 hardware divider
- Up to 2x Advanced Platform Level Interrupt Controllers (APLIC) each supporting up to 1023 wired interrupts for a maximum of 2046 interrupts
- Native ARM® AMBA® AXI interfaces™, AHB-Lite™ and CHIinterfaces
- JTAG and Compact JTAG (cJTAG) debug interface
Benefits
- Dual-issue, 32-bit processors for high- performance real-time applications
- Multicore Processor versions with up to 16 CPU cores and up to 16 hardware accelerators
- Based on the RISC-V ISA, leveraging standard 32-bit protocols (and extensions)
- Real-time enhanced virtualization
- High degree of configurability
- Support for custom instructions
- Support for up to 16 MB of closely coupled memory and direct mapping of peripherals
- Optional MMU with hardware page table walk and up to 16 MB page sizes
- Optional support for RISC-V defined vector extensions (RVV)
- Real-time Trace (RTT) provides real-time trace debugging features
Applications
- Industrial: Robotics, Medical devices, factory automation
- Automotive: Domain controller, infotainment, safety management
- Consumer: Display control, laser printers, soft modems
- Storage: Solid state drive (SSD) controller, computational storage
- Networking: NIC, Ethernet switches, wireless access (WAP)
Deliverables
- The Synopsys ARC-V RHX-100 processors are delivered in Verilog HDL in the ARChitect IP Library. The HDL is configurable by the user and output from the ARChitect IP Configurator tool. To test that the product performs as expected, a basic testbench of Customer Confidence Tests (CCT) is included
Technical Specifications
Maturity
Available on request
Availability
Available
Related IPs
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- High-performance Processor for Real-time and Linux Applications