Analog Front End IP for CMOS image processing applications
Overview
FXAFE010HF0A is an Analog Front End IP for CMOS image processing applications. FXAFE010HF0A is fabricated in UMC 55nm SP, low-k, logic process to enable size reduction and utilizes an 8-bit Programmable Gain Amplifier (PGA) with a 2:1 input multiplexer, a 10-bit pipelined analog-to-digital converter (ADC), and a 10-bit offset correction digital-to-analog converter (DAC) to implement a signal processing solution for scanners, video and CMOS imaging applications.
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode SP
UMC
Pre-Silicon:
55nm
Related IPs
- FXAFE030HH0L is an Analog Front End IP for image processing applications. FXAFE030HH0L is fabricated in UMC 40 nm logic LP/HVT Low-K process to implement a signal processing solution for scanners, video and imaging applications. _x005F_x000D_
- Single Wire Protocol (SWP) Master Analog Front End (AFE) compliant with the ETSI 102.613 standard
- Single Wire Protocol (SWP) Slave Analog Front End (AFE) compliant with the ETSI 102.613 standard
- IP for Automotive Applications
- Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10uW Analog Front End
- Image Signal Processor IP enabling high performance real-time image processing