AMBA AHB Direct Memory Acess (DMA) Controller
Key Features
- Multiple independent DMA channels with direct AHB bus interface.
- DMA transfers between AHB memory devices and I/O ports.
- Scatter-gather allows DMA to merge multiple data source to contiguous space.
- Supports both hardware initiated transfer and software initiated transfer.
- Supports burst transfer to maximize data bandwidth.
- Automatic address increment or decrement.
- Interrupt generation on transfer completion.
- Burst data access on the AHB interface and user I/O interface.
- Handles wait state insertion by any slave devices.
- Supports all slave device responses: OKAY, RETRY, SPLIT and ERROR.
- Master does not insert wait state on AHB bus thus maximize data bandwidth.
- No delay insertion on data transfer between user I/O interface and AHB bus.
- Separate user interface for DMA control register programming.
- User interface matches seamlessly with other Eureka Technology IP cores.
- Optimized for ASIC and PLD implementations.
Technical Specifications
Related IPs
- I2C Controller IP – Slave, Parameterized FIFO, Hs-Mode (3.4 Mbps) AXI/AHB/APB/Avalon Buses or direct to/from Registers or Memory
- SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- SPI Controller IP- Master-only, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- SPI XIP Flash Memory Controller IP – Programmable IO & Execute-In-Place (XIP) via second AMBA Interface
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions