AGC Control and data plane core
Overview
The eSi-AGC core provides the control and data plane interfaces to an AGC module. The signal processing in the core consists of a sliding energy estimate and saturation detection.
Key Features
- Sliding window energy estimator on IQ input samples
- Decibel conversion
- Clipping detection with median filter
- Configurable setpoint
- Configurable hysteresis to avoid hunting around the setpoint
- Configurable fast AGC descent on detecting regular clipping
- •un-time control of latency for input data following a change in AGC value
- AXI4-Streaming inputs and outputs
- APB configuration
- Verilog 2001
Benefits
- Simple standard interfacing
- Low-gate count
Applications
- Multi-standard wireless receivers
- Software defined radios (SDR) accelerator
- OFDM synchronization
Deliverables
- RTL
- Testbench
- Synthesis scripts
- Documentation
- MATLAB and C++ bit exact model
Technical Specifications
Foundry, Node
Any
Availability
Now
Related IPs
- Low-power, low-gate-count, highly-configurable DSP core for audio and control processing
- ARINC818 controller Transmitter and Receiver IP core
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- Clock and Data Recovery of HDB3/B3ZS coded signals
- GZIP/ZLIB/Deflate Data Compression Core
- GUNZIP/ZLIB/Inflate Data Decompression Core