A random number generator core suitable for cryptographic applications such as producing keys and other critical security parameters. The core implements the CTR-DRBG (Counter mode - Deterministic Random Bit Generator) specified in NIST SP-800-90A using Algotronix' AES-G3 core as the AES engine.
AES Based Random Number Generator Core
Overview
Key Features
- Supports Derivation Function (DF)
- Supports Prediction Resistance
- 128, 192 or 256 bit AES key
Benefits
- It can be combined with other AES-G3 based products such as the AES-Keywrap core and AES-GCM itself to create a hardware security subsystem which makes efficient use of the AES engine.
Applications
- Random number generation for cryptographic applications.
Deliverables
- VHDL Source code and testbench
Technical Specifications
Maturity
New Product
Availability
Immediate
Related IPs
- Pseudo Random Number Generator, balanced version (AES256_CTR_DRBG)
- Pseudo Random Number Generator, high-speed version (AES256_CTR_DRBG)
- Cryptographically Secure Pseudo Random number Generator IP Core
- True Random Number Generator
- True Random Number Generator (TRNG) Analog Noise Source
- True Random Number Generator