Adjustable delay block for dual-phase regulator operation
Overview
Adjustable delay block for dual-phase regulator operation
Technical Specifications
Foundry, Node
TSMC 180nm
Maturity
Silicon Verified
TSMC
Pre-Silicon:
180nm
,
180nm
E
,
180nm
ELL
,
180nm
FG
,
180nm
G
,
180nm
LP
,
180nm
LV
,
180nm
ULL
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Warping Engine IP block for image transformation, HUDs and fish-eye correction
- 256-steps adjustable delay cell
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output