Dolphin Technology now provides a memory BIST solution which has been optimized for Dolphin memories. It supports all Dolphin memory compilers, including SRAM and RF.
- Fully automated MBIST RTL and Gate flow
- Fully supported BIST test, diagnosis and soft/hard repair
- Fully supported eFuse controller for automated hard repair
- Fully supported ICL/PDL of IEEE 1687
A memory BIST solution which has been optimized for Dolphin memories
Overview
Key Features
- + Analyze RTL design or netlist to identify memories
- + Plan MBIST engines
- + Insert into RTL design or netlist / Top level hookup to JTAG
- + Verify stand-alone/ Verify partition level / Verify top level
- + Automated subchip integration flow
- + Fully supported P1500 interface and Tap controller
- + Generate test patterns and SVF file
- + Incremental repair capability / Programmable March-style algorithm
- + APB interface for BIST test and fuse operation
- + Diagnosis test, Characterization test and SVF debug flow
Applications
- Communications, Data Processing, Industrial, Automotive
Deliverables
- Encrypted Verilog/SystemVerilog RTL, or post-synthesis netlist
- Synthesis and STA scripts
- User guide documents
- SV/UVM Verification suite with BFM
Technical Specifications
Maturity
Available
Availability
Yes
Related IPs
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Multiprotocol IoT gateway is a feature-rich, software only, hardware independent solution, which supports multiple industrial protocols
- Complete FEC Encoder Solution compliant to LTE/ LTE A Specification
- FXAFE030HH0L is an Analog Front End IP for image processing applications. FXAFE030HH0L is fabricated in UMC 40 nm logic LP/HVT Low-K process to implement a signal processing solution for scanners, video and imaging applications. _x005F_x000D_
- The FTWDT011 is an independent watchdog peripheral which offers a clocked by a dedicated clock through the external port and thus stays active event if the main clock fails. It can serve to detect and resolve malfunctions due to software failure, and to t
- Pre-integrated IP blocks with an efficient processor and software in a single subsystem provides a configurable, SoC-ready solution that reduces design and integration effort