A/D Converter IP, 24 bits, Audio ADC, UMC 55nm SP process
Overview
24-Bit Audio Stereo Analog-to-Digital converters, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- ASRC-Pro : 24-bit -130dB THD+N Multi-Channel Audio Sample Rate Converter
- SAR ADC IP Portfolio
- Flash Memory Controller IP, Support NAND type Flash memory of 8MB - 2 GB, 24 ECC bits per 512 bytes, Soft IP
- 16 Bit Sigma Delta AD Converter