A bridge to convert the slave SPI interface to the master UART interface and vice versa
Overview
The dti_spi_to_uart is a bridge to convert the slave SPI interface to the master UART interface and vice versa.
Key Features
- Programmable data length UART (8 bits)
- Programmable 1, 2 bit Stop
- Programmable Data Direction (LSB first or MSB first)
- Programmable Clock polarity and phase (CPOL and CPHA) – 4 mode
- Programmable parity mode
- Configurable oversampling support (8x, 16x)
Benefits
- Compliant with the following specifications: AMBA, Advanced Peripheral Bus (APB) Specification Version 2.0
Applications
- Communications, Data Processing, Industrial, Automotive
Deliverables
- Encrypted Verilog/SystemVerilog RTL, or post-synthesis netlist
- Synthesis and STA scripts
- User guide documents
- SV/UVM Verification suite with BFM
Technical Specifications
Maturity
Pre Silicon
Availability
Yes
Related IPs
- A bridge to convert the slave SPI interface to the master I2C interface and vice versa
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 1G to 50G Single-Port MACsec Engine with xMII interface and TSN support
- SPI Slave To AHB Bridge IIP
- SPI Slave To AXI Bridge IIP
- SPI Slave To SOC Bridge IIP