The 8051 IP Core was developed in cooperation with the Arbeitsgruppe CAD / TU-Wien. This processor core is binary compatible to the well known 8051 processor from Intel. Our 8051 IP core is available as a parameterizeable, synthesizeable circuit description (VHDL).
The Oregano Systems 8051 IP core offers faster program execution compared to the original 8051 devices since we have optimized the processor’s architecture. Additionally the 8051 IP core offers some sort of parametrizeability. The Oregano Systems 8051 IP Core is available free of charge even for industrial applications under the LGPL (Lesser General Public License).
8051 IP Core
Overview
Key Features
- fully synchronous circuit design
- single clock
- synthesizeable circuit description
- OP code compatible to original Intel 8051 device
- faster command execution due to new architecture
- all commands are executed in 1-4 clock cycles depending on the number of operands
- separate RAM and ROM data/address busses
- parametrizeable number of timer and UART units
- conventional multiplying algorithm or fast parallel multiplier units
- conventional dividing algorithm or fast parallel divider units
- verified to be compatible using extensive simulations – but no guarantee
Technical Specifications
Availability
Now
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core