800G Low Latency Level3 Memory Sub System
Key Features
- Proven 800G Performance
- Supports AXI4 Interface for configuration
- Supports Various Vendors(Synopsys/Micron/Samsung/Xilinx) Memory Marcos
- Low Latency
- Supports memory interfaces of 8 to 128bits in 4 bit increments
- Supports Configurable Data rates
Technical Specifications
Related IPs
- Low Latency DRAM Memory Model
- High speed low latency AES-GCM pipeline, 100Gbps
- Low latency H.264(AVC) Encoder IP Core
- High Throughput and Low Latency Data Compression Engine
- DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency