800G Low Latency Level3 Memory Sub System
Key Features
- Proven 800G Performance
- Supports AXI4 Interface for configuration
- Supports Various Vendors(Synopsys/Micron/Samsung/Xilinx) Memory Marcos
- Low Latency
- Supports memory interfaces of 8 to 128bits in 4 bit increments
- Supports Configurable Data rates
Technical Specifications
Related IPs
- Low Latency DRAM Memory Model
- High speed low latency AES-GCM pipeline, 100Gbps
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- HIgh-speed & Low latency Search Engine
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX