768x39 Bits OTP (One-Time Programmable) IP, TSMC 55ULP 0.9V–1.2V / 2.5V Process
Overview
The ATO0768X39TS055ULP4NA is organized as 768x39 one-time programmable (OTP). This is a type of non-volatile memory fabricated in TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with TSMC 55nm ULP 0.9–1.2V / 2.5V CMOS process
- Low voltage: 0.85–1.32 V for read and 1.77 V ± 5% for program
- High-speed program: 10-us single-bit programming
- Operating temperature range: -40°C to 150°C for read and -40°C to 125°C for program
- Deep sleep mode by VDD off to save power consumption
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
- Wide operating temperature range
- Silicon characterized
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 55ULP 0.9V–1.2V / 2.5V Process
Maturity
Silicon Proven & Ready for Production
Availability
Now
Related IPs
- 768x39 Bits OTP (One-Time Programmable) IP, TSMC 55ULP 0.9V–1.2V / 2.5V Process
- 128x16 Bits OTP (One-Time Programmable) IP, X-FAB XR013 2.5V SOI Process
- 16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, VIS 0.15µm 1.8V/5V BCD GIII Process
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process