256x8 Bits OTP (One-Time Programmable) IP, TSMC 0.13um 1.5V/3.3V LP Process
Overview
The AT256X8T130LP0AA is organized as a 256-bit by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in TSMC 0.13um 1.5V/3.3V LP process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with TSMC 0.13um LP process
- Low voltage: 1.0~1.65V read and 3.5V+/-0.2V program
- High speed: 10us program time per bit, and 40ns read
- Built-in a backup ESD protection
- Asynchronous parallel mode
- Wide temperature range: -40°C to 125°C for read and room temp program (program under wide temp range is by request.)
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
- Wide temperature range
- Silicon characterized and qualified
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 0.13um 1.5V/3.3V LP
Maturity
Silicon Proven & In Production
Availability
Now
TSMC
Pre-Silicon:
130nm
LP
Related IPs
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 8Kx16 Bits OTP (One-Time Programmable) IP, VIS 110nm E-Flash 1.5V/3.3V Process
- 512x8 Bits OTP (One-Time Programmable) IP, GLOBALFOUNDRIES 0.13um BCD 1.5V/5V Process
- 256x16 Bits OTP (One-Time Programmable) IP, 256x16 Bits One Time Programmable Device SMIC 110nm 1.2V/3.3V Mixed Signal Generic Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 0.18µm 1.8V/3.3V Mixed Signal Process
- 104x1 Bits OTP (One-Time Programmable) IP, VIS 0.15um 1.8V/6V BCD G2 EPI Process