NSCore's TwinBit(TM) is the only embedded CMOS, multi-time programmable (MTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to trap charge in the sidewall spacer of the gate.
TwinBit provides the benefits of Embedded Flash without the additional process cost in a secure, on-chip memory configuration qualified under automotive conditions. TwinBit IP is available for mainstream foundries as well as several undisclosed Japanese IDM's.
Please contact us to learn how our NVM IP can be used to replace EEPROM or ROM combined with on-chip SRAM for applications requiring extreme security such as HDMI or requiring analog trimming such as LCD controllers.
180nm MTP Non Volatile Memory for Standard CMOS Logic Process
Overview
Key Features
- 10K-Time Programmable (MTP)
- > 10 years retention
- Uses standard CMOS process with no additional masks
- 100% testable prior to programming
- Includes comprehensive Built-in Self Test
- Field or factory programmable
- Operating temperature range -40C to 125C
- 6V programming voltage, 1.8V read voltage
- Available sizes: 256Kb
Deliverables
- Datasheets & Layout Guidelines
- Behavioral Models (.v)
- Timing Models (.lib)
- Physical Models (.lef)
- Layout Database (GDSII) & LVS Netlist
Technical Specifications
Foundry, Node
TSMC, 0.18um
Maturity
Design-Kit Ready
Availability
Immediately
Related IPs
- 55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
- MTP Non Volatile Memory for TSMC 180nm BCD Process
- FTP Non Volatile Memory for Standard TSMC 40nm ULP Process
- 180nm OTP Non Volatile Memory for Standard CMOS Logic Process
- 180nm FTP Non Volatile Memory for Standard CMOS Logic Process
- 65nm OTP Non Volatile Memory for Standard CMOS Logic Process