The ATO016KX33TS040LLP7ZA is organized as 16K-bits by 33 one-time
programmable (OTP). This is a type of non-volatile memory fabricated in TSMC 40nm LP standard CMOS core logic process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
Overview
Key Features
- Fully compatible with TSMC 40nm LP standard CMOS core logic process
- Low voltage: 1.1 V ± 10% for read and 2.7 V ± 5% for program
- AEC-Q100 Grade 1
- Wide temperature range: -40 °C to +125 °C for program and -40 °C to +150 °C for read
- High-speed program: 10-us single-bit programming and up to 4-bit programming
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
- Wide operating temperature range
- Silicon characterized and qualified
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 40LP 1.1V/2.5V Process
Maturity
Silicon Proven & Ready for Production
Availability
Now
Related IPs
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, VIS 0.15µm 1.8V/5V BCD GIII Process
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- 128x16 Bits OTP (One-Time Programmable) IP, X-FAB XR013 2.5V SOI Process
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process
- 1Kx8 Bits OTP (One-Time Programmable) IP, TSMC 40ULP 1.1/2.5V Process