065STM_DAC_01 is a two-channel high-speed 14-bit digital-to-analog converter (DAC) designed to convert a digital signal into an analog differential signal. The DAC is based on a segmentation architecture combined with a random cell shuffling algorithm to achieve high dynamic response, statistical response, and wide bandwidth.
14-bit 2-channel 40-500 MSPS current DAC
Overview
Key Features
- STM CMOS 65 nm
- Resolution 14-bit
- 2-channel
- Sampling rate from 40 to 500 MSPS
- Differential nonlinearity +/- 1.5 LSB
- Integral nonlinearity +/- 2.0 LSB
- Small area 0.708 mm2
Block Diagram
Applications
- Wireless infrastructures
- Broadband communications
- Picocell, femtocell base stations
- Medical instrumentation
- Ultrasound transducer excitation
- Signals and arbitrary waveform generators
Deliverables
- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Behavioral model (for functional verification)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
STM CMOS 65nm
Maturity
silicon proven
Availability
Now
Related IPs
- 12-bit 2-channel up to 50 MSPS current steering DAC
- 10-bit 1-channel 1 to 100 MSPS current DAC
- 14bit 4Gsps silicon proven High performance Current Steering DAC IP Core
- 12-bit 1-channel 10 to 150 MSPS current steering DAC
- 14-bit 1-channel 50 MSPS pipeline ADC
- 1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC