12b 5Msps ADC for microcontroller business in UMC 40nm
Overview
AD12BSAR5M40LP is a 12-bit Successive Approximation Analog-to-Digital Converter (ADC) that operates up to 5MS/s. The ADC has excellent linearity with a small footprint. The ADC power scales linearly with clock speed. This converter has high bandwidth, linear Track & hold circuit for high SNR & SFDR performances
Key Features
- 12-bit SAR ADC up-to 5MS/s conversion rate.
- The ADC power scales linearly with clock speed. (1Msps to 5Msps)
- Wide supply range 3.6V down-to1.6V Analog supply supported
- 1.1V Digital supply
- Zero DC power
- Single-ended/ Differential input
- Superior dynamic performance: SFDR 78dB, SNR:72 dB
- Static performance DNL: +/- 1LSB
- 4-input channels
- Power down mode
- Extra Low power mode catering to low speed conversions
- Multiple Resolution Modes: 8/10/12 bit mode selection
- Multiple Conversion Modes: Continuous conversion, single conversion
- Extended sampling mode support
- • External reference mode (internal can be supported)
Benefits
- Lowest power per Msps
- Low area
- Differentiator for embedded microcontroller products
Applications
- Microcontroller
- Industrial Instrumentation
- Broadband Wireless communication
Deliverables
- Datasheet
- Hard Macro (GDSII)
- Characterisation Report (as applicable)
- Abstract View (LEF)
- Integration and Customer Support
Technical Specifications
Foundry, Node
UMC 40nm
Maturity
GDS available
Availability
43405
Related IPs
- 12bit 5Msps low power SAR ADC IP core
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process