11-bit, 2MSPS SAR ADC/DAC - 11-bit, 15MSPS, Hybrid SAR AMS 0.35 um
Overview
This macro-cell is a general purpose, Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) subsystem. The DAC employs a hybrid architecture, using 6-bit resistive and 5-bit capacitive sub-DACs. It is a standard part, enabling multiple system utilizations. The core operates in 11-bit linear mode and uses one 3.3V analog and one 3.3V digital supplies. The core includes built-in sample-and-hold functionality.
Technical Specifications
Foundry, Node
AMS 0.35 um
Maturity
Silicon Available
Related IPs
- Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+
- Low-Power 10-bit SAR ADC - 10 bits, 240kSPS, 8 multiplexed inputs LFoundry 0.15 um
- Data Converter - 12bit 2MSps SAR ADC (TSMC CLN28HPM/HPC)
- Data Converter - 12bit 2MSps SAR ADC(TSMC CLN28HPC+)
- 12bit 2Msps Ultra low power SAR ADC IP core
- 10-bit 1Msps Asynchronous SAR ADC