Vendor: Digital Core Design Category: Ethernet

10/100 Mb Media Access Controller with RMII

Our solution is a hardware implementation of media access control protocol defined by the IEEE standard.

Contact Provider Request Datasheet

Overview

Our innovative solution is a hardware implementation of media access control protocol defined by the IEEE standard. The DMAC-RMII in cooperation with external PHY device enables network functionality in design. It is capable to transmit and receive Ethernet frames to and from the network. Half and full duplex modes are supported, as well 10 and 100 Mbit/s speed. The Core is able to work with wide range of processors: 8, 16 and 32 bit data bus, either little or big endian byte order format. The DMAC-RMII provides static configuration of PHY IC. Please remember that our design is technology independent and thus can be implemented in variety of process technologies. This Core strictly conforms to the IEEE 802.3 standard.

Key features

  • Conforms to IEEE 802.3-2002 specification
  • Configurable width CPU interface with little or big endianess:
    • 8-bit
    • 16-bit
    • 32-bit
  • Simple interface allows easy connection to CPU
  • Narrow address bus (4 bits) with indirect I/O interface for transmitted and received data dual port memories
  • Supports 10BASE-T and 100BASE-TX/FX IEEE 802.3 compliant MII PHYs
  • Reduced Media Independent Interface (RMII) for connection to external 10/100 Mbps PHY transceivers
  • Supports full and half duplex operation at 10 Mbps or 100 Mbps
  • CRC-32 algorithm:
    • calculates the FCS nibble at a time
    • automatic FCS generation and checking
    • able to capture frames with CRC errors if required
  • Dynamic PHY configuration by STA management interface
  • Early receive and transmit interrupts to increase data throughput
  • Programmable MAC address
  • Promiscuous mode support
  • Allows operation from a wide range of input bus clock frequencies
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking
  • No internal tri-states
  • Lite design, small gate count and fast operation
  • Scan test ready

Applications

  • Embedded microprocessor boards
  • Networking devices (Network Interface Cards, routers, switches)
  • Communication systems

What’s Included?

  • HDL Source Code
  • Testbench environment
    • Automatic Simulation macros
    • Tests with reference responses
  • Synthesis scripts
  • Technical documentation
  • 12 months of technical support

Specifications

Identity

Part Number
DMAC-RMII
Vendor
Digital Core Design
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Digital Core Design
HQ: Poland
Founded in 1999, Digital Core Design is a global leader in IP core development, specializing in microprocessor, microcontroller, and communication solutions. With a portfolio of over 100 IP cores, DCD continues to drive innovation in embedded systems, providing cutting-edge solutions for automotive, industrial, IoT, and security applications.
Contact Digital Core Design

Learn more about Ethernet IP core

Three Ethernet Design Challenges in Industrial Automation

As factories, process plants, and robotics platforms become increasingly intelligent and interconnected, the demand for stable, low-latency data links has pushed Ethernet deeper into embedded systems. However, since designing Ethernet connectivity into industrial chips comes with its technical and logistical hurdles, engineers may face challenges when implementing Ethernet in industrial designs.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

Ultra Ethernet Security: Protecting AI/HPC at Scale

As artificial intelligence and high-performance computing (AI/HPC) reshape industries, the need for robust, scalable, and secure connectivity has never been greater. Built from tightly integrated CPUs, GPUs, and SmartNICs, today’s compute clusters demand high-throughput, low-latency networks that can scale from die-to-die to multi-rack deployments.

Frequently asked questions about Ethernet IP cores

What is 10/100 Mb Media Access Controller with RMII?

10/100 Mb Media Access Controller with RMII is a Ethernet IP core from Digital Core Design listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP