晶心推出N22商業等級RISC-V CPU FreeStart計畫
AndesCore™ N22 RISC-V CPU IPæ´åäºä¸æ·æ§å¶å¨ãæ¬å°è¨æ¶é«ã
æä»¤å¿«åãé¤é¯æ¯æ´åå¯é¸ç¨çAHBå¹³å°
ãå°ç£æ°ç«¹ã2019å¹´6æ24æ¥ââ32/64ä½å 髿è½ãä½åèã精簡CPUæ ¸å¿é å°ä¾æåæ¶å¿ç§æï¼æ¡ç¨å ¶CPUæ¶çç總åºè²¨éæ¼2018å¹´è¶ éä¸å¹´10åé¡ï¼ä»æ¥å®£å¸æ¨åºRISC-V FreeStartè¨ç«ï¼æä¾åçå¯ä»¥ç°¡å®åå¿«éçæ¹å¼å¾å°åæ¥çç´RISC-V CPUæ ¸å¿N22便é å¯é çSoCãAndesCore™ N22æ¯æ¥µç²¾ç°¡ãä½åèå髿è½çå ¥éç´RISC-V CPU IPï¼ç¾å·²éæ¾å è²»ä¸è¼ãN22æè½éåç´å¥éæé«ç3.95 Coremark/MHzï¼ä¸¦æä¾è±å¯çå¯é ç½®åè½ï¼å æ¬ä¹æ³å¨ã䏿·æ§å¶å¨ãæ¬å°è¨æ¶é«ãæä»¤å¿«åãé¤é¯æ¯æ´åå¯é¸ç¨çAHBå¹³å°ãééRISC-V FreeStartè¨ç«ï¼ç¡éCPU IPåæææ¬è²»ç¨ï¼å·¥ç¨å¸«ä¾¿è½è¨è¨åºåºæ¼RISC-Væ¶æ§çSoCã
ãRISC-Vå¯è¢«å¿«éæ¡ç¨ä¸¦åµé é«éæ±ï¼å°¤å ¶æ¯MCUç´å¥çæç¨ããæ¶å¿ç§æç¸½ç¶çæå¿æè¡¨ç¤ºï¼ãå·¥ç¨å¸«éè¦å°åãä½åèå髿è½ç忥çç´RISC-Væ ¸å¿ä¾æé å¤å çSoCãä¸åä¸è¬éæºRISC-V CPUä¸å åè½æéã缺ä¹èªªææä»¶ï¼éé å ç¶SoCå·¥ç¨å¸«é©èï¼èæ¡ç¨åæ¥çç´çæ¶å¿ç§æN22 CPU便è½è·³ééäºèæåç¡æ³å¢å æçµSoCå¹å¼çæ¥é©ï¼ä¸¦å°å¯¶è²´ç ç¼è³æºé䏿¼æåç¢åå¹å¼ãã
ãN22 CPUæ¯å°åéç´ç®¡ç·ç32ä½å RV32I/EMAC RISC-V CPUæ ¸å¿ï¼å ·å16æ32åä¸è¬ç¨éæ«åå¨ã乿³å¨ä»¥åå£ç¸®æä»¤ãN22乿¯æ´è¨±å¤ç¨ç¹å¯é ç½®åè½ï¼ä¾å¦ç¡¬é«å çä¿è·çStackSafe™ãææç®¡çè½æºçPowerBrakeã坿æç²¾ç°¡ç¨å¼ç¢¼æè¡çCoDense™ã以åæåæè½çæ¬å°è¨æ¶é«åæä»¤å¿«åããæ¶å¿ç§ææè¡é·æ¨å·è¡å¯ç¸½ç¶çèæ³è表示ï¼ãFreeStartè¨ç«äº¦æä¾ä¸å¹´çæè¡æ¯æ´ï¼éé¡å¤é¸è³¼ï¼åé å æ´åçAHBå¹³å°å常ç¨çå¨éIPsï¼çä¸å°æ¾ä¾æååæ´åè¨è¨çæéã餿¤ä¹å¤ï¼RISC-V FreeStartè¨ç«éè½å©ç¨æ¶å¿ç§æå ¨çä¸è¼éå·²è¶ é1.5è¬æ¬¡çå°æ¥è»é«éç¼ç°å¢AndeSight™ IDEï¼å éæ´é«éç¼é度ãAndeSight™ IDEç¾ä¹éæ¾å è²»ä¸è¼ï¼æ¡è¿å¤§å®¶ä½¿ç¨ãã
ä¾æçæ³
RISC-V FreeStartè¨ç«å·²æ£å¼æ¨åºï¼ç¡è«æ¯ç¢æ¥äººå£«ãç ç©¶çæå¸ç齿¡è¿åå 並簽署ç·ä¸ææ¬åè°ä¸è¼N22èçå¨ä¾é²è¡è©ä¼°æè½ã實é©ãç ç©¶ãåºçè«æãå°æ¡éç¼ææ¨åºååç¢å(Prototyping) – ä¾å¦FPGAææ¶çæ¨£åççæ´»åãFreeStartè¨ç«äº¦æä¾éç¢æ¹æ¡ï¼è®æ¥çãç ç©¶æ©æ§åå¸è¡å®ä½çé½è½è¨è¨åç¨æ¶çï¼é仿¬å©éï¼æä½çºç ç©¶ä¹ç¨ãè¨è¨åé亦è½é¸è³¼æè¡æ¯æ´æ¹æ¡ï¼æ¤æ¹æ¡å
æ¬ç·ä¸e-serviceæè¡æ¯æ´ãç¨æ¼SoCæ´åçAHBå¹³å°RTLç¨å¼ç¢¼ã以åä¸å¥Corvette F1 FPGA éç¼æ¿ã欲çè§£æ´å¤è³è¨ï¼è«è³FreeStart.andestech.comæfs.andestech.comæ¥è©¢ã
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Andes Technology晶心科技宣布推出 N25F-SE 处理器 全球第一个全面符合ISO 26262标准的RISC-V CPU IP
- Andes晶心科技推出RISC-V超纯量乱序执行多核处理器AndesCore®AX60系列
- 全新 IAR Embedded Workbench for RISC-V 支持 Andes CoDense™扩展
- CEVA 加入英特尔Pathfinder RISC-V 计划