IP Catalog > Synopsys Memory

Synopsys Memory IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (333)
Compare 333 IP from 6 vendors (1 - 10)
  • ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
    • Dual 32x16 XMAC component supports up to two 32x16 MAC operations per instructions and supports all the 32x16 & dual 16x16 MAC instructions
    • Dual XMAC built in shifters and 80-bit accumulators allow pseudo floating-point operations to be performed which greatly expanded dynamic range
    • RAM configuration optimized for efficient area and power
    • Improved system efficiency with enhanced ARM® AMBA® AXI™/AHB™ bus bridges
    Block Diagram -- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
  • ARC EM11D Enhanced 32-bit processor core, ARCv2DSP ISA with Cache and XY Memory
    • Dual 32x16 XMAC component supports up to two 32x16 MAC operations per instructions and supports all the 32x16 & dual 16x16 MAC instructions
    • Dual XMAC built in shifters and 80-bit accumulators allow pseudo floating-point operations to be performed which greatly expanded dynamic range
    • RAM configuration optimized for efficient area and power
    • Improved system efficiency with enhanced ARM® AMBA® AXI™/AHB™ bus bridges
    Block Diagram -- ARC EM11D Enhanced 32-bit processor core, ARCv2DSP ISA with Cache and XY Memory
  • Inline Memory Encryption (IME) Security Module - for DDR/LPDDR
    • Data confidentiality with independent cryptographic support for read & write channels
    • Standards compliant: NIST SP800-38E, IEEE Std. 1619-2018
    • FIPS 140-3 certification support
    • Per region protection (index or address based)
    Block Diagram -- Inline Memory Encryption (IME) Security Module - for DDR/LPDDR
  • Memory management unit (MMU) option for ARC HS5x and HS6x processors
    • Dual-issue, 64-bit processors for high-performance embedded applications
    • 52-bit physical and 64-bit virtual addressing
    • Up to 5400 DMIPS and 11,088 CoreMark per core at 1.8 GHz on 16FFC (worst case conditions, single-core configuration
    • Multicore Processor versions with up to 12 CPU cores and up to 16 hardware accelerators
    Block Diagram -- Memory management unit (MMU) option for ARC HS5x and HS6x processors
  • L2 cache/cluster shared memory option for multicore versions of ARC HS5x and HS6x processors
    • Dual-issue, 64-bit processors for high-performance embedded applications
    • 52-bit physical and 64-bit virtual addressing
    • Up to 5400 DMIPS and 11,088 CoreMark per core at 1.8 GHz on 16FFC (worst case conditions, single-core configuration
    • Multicore Processor versions with up to 12 CPU cores and up to 16 hardware accelerators
    Block Diagram -- L2 cache/cluster shared memory option for multicore versions of ARC HS5x and HS6x processors
  • Performance Enhanced version of DDR Enhanced Memory Ctl (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2
    • Select a complete multi-ported Enhanced Universal DDR Memory Controller offering 1 to 16 host ports, or join a third-party scheduler to a single-port Enhanced Universal Protocol Controller
    • Support for JEDEC standard DDR2, DDR3, DDR4, LPDDR/Mobile DDR, LPDDR2, LPDDR3, and LPDDR4 SDRAMs
    • Compatible with all Synopsys DDR PHYs (excluding DDR2/DDR PHYs) using DFI-compliant interfaces
    Block Diagram -- Performance Enhanced version of DDR Enhanced Memory Ctl (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2
  • SLM Clock & Delay Monitor IP
    • The SLM Clock & Delay Monitor (CDM) IP can be implemented in silicon with minimal area overhead. It doesn’t need any accurate high speed reference clock and provides accurate time delay measurement.
    • It can be used for measuring clock duty cycle, memory access time, delay line characteristics, etc. It has IEEE 1500/1687 interface for connecting to test fabric.
    • The SLM CDM IP is also available as an ISO 26262 ASIL-B ready product.
    Block Diagram -- SLM Clock & Delay Monitor IP
  • SLM Signal Integrity Monitor
    • The SLM Signal Integrity Monitor (SIM) IP enables signal quality measurement for die-to-die interfaces. It can be implemented in silicon with minimal area overhead. It enables accurate measurement of silicon interconnects with real-time reporting for analytics.
    • With the use of Monitor, Test and Repair (MTR), this real-time reporting enables structural lane monitoring, aging related degradation, and optional repair of failing lanes to maintain high-speed performance throughout the silicon lifecycle.
    Block Diagram -- SLM Signal Integrity Monitor
  • ARC Functional Safety Software
    • The functional safety (FuSa) software components in conjunction with Synopsys’ ASIL certified MetaWare Development Tools for Safety and industry leading ARC® FS processors provide comprehensive ASIL compliant solutions which dramatically reduce customers’ risk and SoC certification effort.
    Block Diagram -- ARC Functional Safety Software
  • PUF Software Premium with key wrap and certification support
    • Most flexible and scalable PUF-based security solution for new and existing designs
    • Uses standard SRAM as a physical unclonable function (PUF) to create a hardware-based trust anchor which can be installed later in the supply chain, or even retrofitted on deployed devices
    • Offers key provisioning, secure key storage, symmetric and asymmetric key cryptography, and data encryption on the fly
    • Easy and collision-free identification of billions of devices (from various vendors)
×
Semiconductor IP