Speech Detector IP
Filter
Compare
4
IP
from
3
vendors
(1
-
4)
-
Tensilica HiFi 5 DSP
- Five very long instruction word (VLIW)-slot architecture capable of issuing two 128-bit loads per cycle
-
MIPI HSI Verification IP
- Supports 1.01 MIPI HSI Specification.
- Full MIPI HSI Tx and Rx functionality.
- Monitor,Detects and notifies the testbench of all protocol and timing errors.
- Supports data flow
-
Tensilica HiFi 4 DSP
- Support for eight 32x16-bit MACs per cycle under specific conditions
- Four very long instruction word (VLIW) slot architecture capable of issuing two 64-bit loads per cycle
- Optional vector floating-point unit available, providing up to four single-precision IEEE floating-point MACs per cycle
- Software compatibility with the complete HiFi DSP product line, totaling over 300 HiFi-optimized audio and voice codecs and audio enhancement software packages