MIPI I3C Master IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 31 IP from 12 vendors (1 - 10)
  • MIPI I3C Master IIP
    • Compliant with MIPI I3C version 1.1 and I3C HCI version 1.1 specifications.
    • Compliant with JEDEC Module Sideband Bus version 1.0 specification.
    • Non HCI Version is also supported for designs which are gate count sensitive.
    • Full MIPI I3C Master Functionality.
    Block Diagram -- MIPI I3C Master IIP
  • MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration.
    • Compliant with the MIPI Alliance Draft Specification for I3C Version 0.5 Revision 1.0
    • Supports all modes of Master – SDR [12.5 MHz], HDR and HDR-DDR, I2C Modes.
    • Supports interrupt handling.
    • Enables peer to peer communication.
    Block Diagram -- MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration.
  • MIPI I3C MASTER
    • Compliant with the MIPI Alliance Draft Specification for I3C v1.x
    • I3C Master Features
    • I3C Slave Features
    Block Diagram -- MIPI I3C MASTER
  • MIPI I3C Master Controller
    • Compliant with the latest MIPI I3C specification
    • Backward compatible with the I2C slave devices
    Block Diagram -- MIPI I3C Master Controller
  • MIPI I3C MASTER
    • Compliant with the MIPI Alliance Draft Specification for I3C v1.x
    • I3C Master Features
    • I3C Slave Features
    Block Diagram -- MIPI I3C MASTER
  • MIPI-I3C Master (SDR) RTL Design IP
    • MIPI I3C master Controller IP Core is fully compliant with the latest I3C specification and delivers high bandwidth and scalability for integration of multiple sensors into mobile, automotive and IoT system-on-chips (SoCs)
    • The MIPI I3C master Controller supports in-band interrupts within the 2-wire interface provides significantly lower pin count, simplifying board design and reducing power and cost of the system The MIPI I3C master Controller IP is fully backward compatible with I2C, allowing designers to future proof their design, and the I3C controller IP operating modes enable systems with several ICs to efficiently connect to all sensors on a single I3C bus
    Block Diagram -- MIPI-I3C Master (SDR) RTL Design IP
  • MIPI I3C Basic Master Controller
    • MIPI I3C(Improved Inter Integrated Circuit) is a two-wire bidirectional serial Bus for sensors communication
    • The MIPI I3C interface has been developed to ease sensor system design architectures in mobile sensor and IoT / automotive sensor wireless products by providing a fast, low cost, low power
    Block Diagram -- MIPI I3C Basic Master Controller
  • MIPI I3C Master RISC-V based subsystem
    • RISC-V based MIPI I3C master interface has been developed to ease sensor system design architectures in mobile wireless products by providing a fast, low cost, low power, two-wire digital interface for sensors
    • All the basic functionalities of MIPI I3C master has been proved with Microsemi smart fusion 2 creative development board .In addition the MIPI I3C master supports for both AHB lite and APB Interface
    Block Diagram -- MIPI I3C Master RISC-V based subsystem
  • MIPI I3C Verification IP
    • Compliant with MIPI I3C version 1.1 specification.
    • Full MIPI I3C Master and Slave functionality
    • Two wire serial interface up to 12.5 MHz
    • Supports all MIPI I3C Device Types.
    Block Diagram -- MIPI I3C Verification IP
  • MIPI I3C Synthesizable Transactor
    • Compliant with MIPI I3C version 1.1 specification
    • Supports full MIPI I3C Master and Slave functionality
    • Two wire serial interface up to 12.5 MHz using Push-Pull with the following Data rates supported
    • Standard speed
    Block Diagram -- MIPI I3C Synthesizable Transactor
×
Semiconductor IP