array:1 [
"results" => array:3 [0 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:6 [0 => array:3 [
"count" => 16
"highlighted" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"value" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
]
1 => array:3 [
"count" => 4
"highlighted" => "{"id":21,"name":"PRSsemicon Group","providerslug":"prssemicon-group"}"
"value" => "{"id":21,"name":"PRSsemicon Group","providerslug":"prssemicon-group"}"
]
2 => array:3 [
"count" => 2
"highlighted" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
"value" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
]
3 => array:3 [
"count" => 2
"highlighted" => "{"id":15,"name":"Arasan Chip Systems Inc.","providerslug":"arasan-chip-systems-inc"}"
"value" => "{"id":15,"name":"Arasan Chip Systems Inc.","providerslug":"arasan-chip-systems-inc"}"
]
4 => array:3 [
"count" => 1
"highlighted" => "{"id":26,"name":"Mixel, Inc.","providerslug":"mixel-inc"}"
"value" => "{"id":26,"name":"Mixel, Inc.","providerslug":"mixel-inc"}"
]
5 => array:3 [
"count" => 1
"highlighted" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
"value" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 6]
]
1 => array:4 [
"counts" => []
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
2 => array:4 [
"counts" => []
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
3 => array:4 [
"counts" => []
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
4 => array:4 [
"counts" => []
"field_name" => "asic.node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 26
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 26
"hits" => array:10 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17418/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp-66bb8ebd98515.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1676615630
"id" => "17418"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc 40lp, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi rx ip in 40nm, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy rx ip, c/dphy receiver, combo analog phy"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Many production nodes use the C-PHY/D-PHY Combo because it uses the fewest resources and energy. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it easy to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are available with the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => """
在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能<br />\r\n<br />\r\n
"""
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17418
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "Many production nodes use the C-PHY/D-PHY Combo because it uses fewest resources and energy. Users can configure PHY in D-PHY or C-PHY mode to support a range of applications. Additionally complies with PPI interface making easy connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions available ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY rx in tsmc 40lp physical layer combo IP TSMC lp dsi/csi ip 40nm dphy phy csi controller silicon proven dsi c/dphy csi/dsi dsiphy receiver analog"
"updated_at" => 1685099487]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions available ISO 26262 ASIL-B approved <mark>MIPI</mark> for automotive multimedia Compliant"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions available ISO 26262 ASIL-B approved <mark>MIPI</mark> for automotive multimedia Compliant"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17417/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp-66bb8eba3f5f8.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1676614363
"id" => "17417"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc40, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, small "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It complies with the PPI interface as well, making connection with the CIS-2 or DSI controller simple. In a variety of foundry processes, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY has a ton of functions and is already ISO 26262 ASIL-B certified for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17417
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It complies with the PPI interface as well making connection CIS-2 DSI controller simple. In variety foundry processes C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI has ton functions is already ISO 26262 ASIL-B certified for multimedia automobiles. Compliant spec up to v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY tx in tsmc40 physical layer combo IP TSMC lp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 40lp csi/dsi 40nm dsiphy transmitter analog small"
"updated_at" => 1685099156]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various production nodes"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various production nodes"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17374/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e551ca21.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675764022
"id" => "17374"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc28nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small ar"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are offered by the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17374
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure PHY in D-PHY or C-PHY mode support a range applications. Additionally it complies with PPI interface making simple connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions offered by ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 28 HPC+"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc28nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28nm dsiphy receiver analog small ar"
"updated_at" => 1685098958]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions offered"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions offered"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17373/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e51af981.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675755569
"id" => "17373"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc28, physical layer combo, c/DPHY combo IP in TSMC hpc+, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28hpc, dsiphy tx ip, c/dphy transmitter, combo analog "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, which facilitates easy integration with the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in a number of foundry processes. In addition to a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.<br />\n
"""
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17373
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this PHY either D-PHY or C-PHY mode to support a variety applications. Additionally it complies with PPI interface which facilitates easy integration CIS-2 DSI controller. C/D-PHY most competitive PPA (Performance Power Area) standard compliances number foundry processes. In addition wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.\n Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 28 HPC+
"""
"text_medium_priority" => "MIPI c/DPHY tx in tsmc28 physical layer combo IP TSMC hpc+ dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28hpc dsiphy transmitter analog"
"updated_at" => 1685098831]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> at low cost and"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> at low cost and"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17372/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4e644c2.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675754775
"id" => "17372"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc22nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small are"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17372
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc22nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy receiver analog small are"
"updated_at" => 1685098500]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17371/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4b0ae78.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675751517
"id" => "17371"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc22, physical layer combo, c/DPHY IP in TSMC ulp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, smal"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It also conforms to the PPI interface, making integration with the CIS-2 or DSI controller simple. The most competitive PPA (Performance, Power, and Area) and standard compliances in several foundry processes are found in D-PHY and C/D-PHY Combo. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a host of functionality."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17371
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It also conforms to the PPI interface making integration with CIS-2 DSI controller simple. The most competitive PPA (Performance Power Area) standard compliances several foundry processes are found C/D-PHY Combo. MIPI already has ISO 26262 ASIL-B certification for automotive multimedia addition host functionality. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc22 physical layer combo IP TSMC ulp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy transmitter analog smal"
"updated_at" => 1685099232]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. <mark>MIPI</mark> already has ISO 26262"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. <mark>MIPI</mark> already has ISO 26262"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
6 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17370/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e47ab377.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675750993
"id" => "17370"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17370
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1685099198]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
7 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17369/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e44557b0.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675750505
"id" => "17369"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 16ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, making it simple to integrate with either the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in many processes throughout foundries. Along with a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Tx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17369
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this PHY either D-PHY or C-PHY mode to support a variety of applications. Additionally it complies with the PPI interface making simple integrate CIS-2 DSI controller. C/D-PHY have most competitive PPA (Performance Power Area) standard compliances many processes throughout foundries. Along wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 16ffc dsiphy transmitter analog small area"
"updated_at" => 1684135959]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "power and cost C-PHY/D-PHY <mark>Combo</mark> in multiple process nodes."
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "power and cost C-PHY/D-PHY <mark>Combo</mark> in multiple process nodes."
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
8 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17348/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e106aa67.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675691326
"id" => "17348"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range of applications, users can configure this Combo PHY in either D-PHY or C-PHY mode. It also complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive PPA (Performance, Power, and Area) and standard compliances across a variety of foundry processes are found in D-PHY and C/D-PHY Combo. Numerous functionalities are offered by the ISO 26262 ASIL-B certified MIPI D-PHY for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Rx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17348
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range applications users can configure this PHY in either D-PHY or C-PHY mode. It also complies PPI interface making it simple to connect CIS-2 DSI controller. The most competitive PPA (Performance Power Area) standard compliances across variety foundry processes are found C/D-PHY Combo. Numerous functionalities offered by ISO 26262 ASIL-B certified MIPI for multimedia automobiles. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1684135839]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. Numerous functionalities offered by ISO 26262 ASIL-B certified <mark>MIPI</mark> for multimedia automobiles. Compliant"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. Numerous functionalities offered by ISO 26262 ASIL-B certified <mark>MIPI</mark> for multimedia automobiles. Compliant"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
9 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17347/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e0d1d007.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675690728
"id" => "17347"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support various applications, users can set up this Combo PHY in either D-PHY or C-PHY mode. It is also PPI interface compliant, allowing for easy integration with either the CIS-2 or DSI controller. In different processes across foundries, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a long range of functions."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Tx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17347
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support applications users can set up this PHY either D-PHY or C-PHY mode. It is also PPI interface compliant allowing for easy integration the CIS-2 DSI controller. In different processes across foundries C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI already has ISO 26262 ASIL-B certification automotive multimedia addition to a long range of functions. Compliant spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy transmitter analog small area"
"updated_at" => 1684135626]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various process nodes"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various process nodes"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "MIPI C/D-PHY Combo"
"per_page" => 10
"q" => "MIPI C/D-PHY Combo"
]
"search_cutoff" => false
"search_time_ms" => 8]
1 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:6 [0 => array:3 [
"count" => 16
"highlighted" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"value" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
]
1 => array:3 [
"count" => 4
"highlighted" => "{"id":21,"name":"PRSsemicon Group","providerslug":"prssemicon-group"}"
"value" => "{"id":21,"name":"PRSsemicon Group","providerslug":"prssemicon-group"}"
]
2 => array:3 [
"count" => 2
"highlighted" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
"value" => "{"id":552,"name":"InPsytech","providerslug":"egis-technology-inc"}"
]
3 => array:3 [
"count" => 2
"highlighted" => "{"id":15,"name":"Arasan Chip Systems Inc.","providerslug":"arasan-chip-systems-inc"}"
"value" => "{"id":15,"name":"Arasan Chip Systems Inc.","providerslug":"arasan-chip-systems-inc"}"
]
4 => array:3 [
"count" => 1
"highlighted" => "{"id":26,"name":"Mixel, Inc.","providerslug":"mixel-inc"}"
"value" => "{"id":26,"name":"Mixel, Inc.","providerslug":"mixel-inc"}"
]
5 => array:3 [
"count" => 1
"highlighted" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
"value" => "{"id":178,"name":"Innosilicon Technology Ltd","providerslug":"innosilicon-technology-ltd"}"
]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 6]
]
1 => array:4 [
"counts" => []
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
2 => array:4 [
"counts" => []
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
3 => array:4 [
"counts" => []
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
4 => array:4 [
"counts" => []
"field_name" => "asic.node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [
"count" => 26
"highlighted" => "sip"
"value" => "sip"
]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 26
"hits" => array:10 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17418/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp-66bb8ebd98515.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1676615630
"id" => "17418"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc 40lp, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi rx ip in 40nm, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy rx ip, c/dphy receiver, combo analog phy"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Many production nodes use the C-PHY/D-PHY Combo because it uses the fewest resources and energy. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it easy to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are available with the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => """
在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能<br />\r\n<br />\r\n
"""
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17418
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "Many production nodes use the C-PHY/D-PHY Combo because it uses fewest resources and energy. Users can configure PHY in D-PHY or C-PHY mode to support a range of applications. Additionally complies with PPI interface making easy connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions available ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY rx in tsmc 40lp physical layer combo IP TSMC lp dsi/csi ip 40nm dphy phy csi controller silicon proven dsi c/dphy csi/dsi dsiphy receiver analog"
"updated_at" => 1685099487]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions available ISO 26262 ASIL-B approved <mark>MIPI</mark> for automotive multimedia Compliant"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions available ISO 26262 ASIL-B approved <mark>MIPI</mark> for automotive multimedia Compliant"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17417/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp-66bb8eba3f5f8.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1676614363
"id" => "17417"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc40, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, small "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It complies with the PPI interface as well, making connection with the CIS-2 or DSI controller simple. In a variety of foundry processes, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY has a ton of functions and is already ISO 26262 ASIL-B certified for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17417
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It complies with the PPI interface as well making connection CIS-2 DSI controller simple. In variety foundry processes C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI has ton functions is already ISO 26262 ASIL-B certified for multimedia automobiles. Compliant spec up to v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY tx in tsmc40 physical layer combo IP TSMC lp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 40lp csi/dsi 40nm dsiphy transmitter analog small"
"updated_at" => 1685099156]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various production nodes"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> in various production nodes"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17374/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e551ca21.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675764022
"id" => "17374"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc28nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small ar"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are offered by the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17374
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure PHY in D-PHY or C-PHY mode support a range applications. Additionally it complies with PPI interface making simple connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions offered by ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 28 HPC+"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc28nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28nm dsiphy receiver analog small ar"
"updated_at" => 1685098958]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions offered"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Area) standard compliances are <mark>C/D-PHY</mark> <mark>Combo</mark>. A wide functions offered"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17373/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e51af981.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675755569
"id" => "17373"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc28, physical layer combo, c/DPHY combo IP in TSMC hpc+, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28hpc, dsiphy tx ip, c/dphy transmitter, combo analog "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, which facilitates easy integration with the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in a number of foundry processes. In addition to a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.<br />\n
"""
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17373
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this PHY either D-PHY or C-PHY mode to support a variety applications. Additionally it complies with PPI interface which facilitates easy integration CIS-2 DSI controller. C/D-PHY most competitive PPA (Performance Power Area) standard compliances number foundry processes. In addition wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.\n Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 28 HPC+
"""
"text_medium_priority" => "MIPI c/DPHY tx in tsmc28 physical layer combo IP TSMC hpc+ dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28hpc dsiphy transmitter analog"
"updated_at" => 1685098831]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> at low cost and"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "C-PHY/D-PHY <mark>Combo</mark> at low cost and"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17372/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4e644c2.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675754775
"id" => "17372"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc22nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small are"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17372
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc22nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy receiver analog small are"
"updated_at" => 1685098500]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17371/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4b0ae78.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675751517
"id" => "17371"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc22, physical layer combo, c/DPHY IP in TSMC ulp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, smal"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It also conforms to the PPI interface, making integration with the CIS-2 or DSI controller simple. The most competitive PPA (Performance, Power, and Area) and standard compliances in several foundry processes are found in D-PHY and C/D-PHY Combo. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a host of functionality."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17371
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It also conforms to the PPI interface making integration with CIS-2 DSI controller simple. The most competitive PPA (Performance Power Area) standard compliances several foundry processes are found C/D-PHY Combo. MIPI already has ISO 26262 ASIL-B certification for automotive multimedia addition host functionality. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc22 physical layer combo IP TSMC ulp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy transmitter analog smal"
"updated_at" => 1685099232]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. <mark>MIPI</mark> already has ISO 26262"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. <mark>MIPI</mark> already has ISO 26262"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
6 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17370/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e47ab377.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675750993
"id" => "17370"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17370
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1685099198]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:2 [ …2]
"snippet" => "Power Area) standard compliances <mark>C/D-PHY</mark> are most competitive foundry processes. ISO 26262 ASIL-B certified <mark>MIPI</mark> for automotive multimedia applications"
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
7 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17369/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e44557b0.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675750505
"id" => "17369"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 16ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, making it simple to integrate with either the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in many processes throughout foundries. Along with a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Tx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17369
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this PHY either D-PHY or C-PHY mode to support a variety of applications. Additionally it complies with the PPI interface making simple integrate CIS-2 DSI controller. C/D-PHY have most competitive PPA (Performance Power Area) standard compliances many processes throughout foundries. Along wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 16ffc dsiphy transmitter analog small area"
"updated_at" => 1684135959]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:1 [ …1]
"snippet" => "power and cost C-PHY/D-PHY <mark>Combo</mark> in multiple process nodes."
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
"matched_tokens" => array:1 [ …1]
"snippet" => "power and cost C-PHY/D-PHY <mark>Combo</mark> in multiple process nodes."
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
8 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17348/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e106aa67.jpg.webp"
"category.id" => array:1 [0 => 510]
"category.name" => array:1 [0 => "MIPI C-PHY/D-PHY Combo IP"
]
"category.slug" => []
"created_at" => 1675691326
"id" => "17348"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range of applications, users can configure this Combo PHY in either D-PHY or C-PHY mode. It also complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive PPA (Performance, Power, and Area) and standard compliances across a variety of foundry processes are found in D-PHY and C/D-PHY Combo. Numerous functionalities are offered by the ISO 26262 ASIL-B certified MIPI D-PHY for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [0 => "sip"
]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Rx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17348
"taxo0" => array:1 [0 => 1]
"taxo1" => array:1 [0 => 7]
"taxo2" => array:1 [0 => 323]
"taxo3" => array:1 [0 => 508]
"taxo4" => array:1 [0 => 510]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range applications users can configure this PHY in either D-PHY or C-PHY mode. It also complies PPI interface making it simple to connect CIS-2 DSI controller. The most competitive PPA (Performance Power Area) standard compliances across variety foundry processes are found C/D-PHY Combo. Numerous functionalities offered by ISO 26262 ASIL-B certified MIPI for multimedia automobiles. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1684135839]
"highlight" => array:2 [
"text_high_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
"text_low_priority" => array:2 [
"matched_tokens" => array:3 [ …3]
"snippet" => "foundry processes are found <mark>C/D-PHY</mark> <mark>Combo</mark>. Numerous functionalities offered by ISO 26262 ASIL-B certified <mark>MIPI</mark> for multimedia automobiles. Compliant"
]
]
"highlights" => array:2 [0 => array:3 [
"field" => "text_high_priority"
"matched_tokens" => array:3 [ …3]
"snippet" => "<mark>MIPI</mark> <mark>C/D-PHY</mark> <mark>Combo</mark> Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
]
1 => array:3 [
"field" => "text_low_priority"
…2
]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
9 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17347/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e0d1d007.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675690728
"id" => "17347"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support various applications, users can set up this Combo PHY in either D-PHY or C-PHY mode. It is also PPI interface compliant, allowing for easy integration with either the CIS-2 or DSI controller. In different processes across foundries, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a long range of functions."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Tx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17347
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support applications users can set up this PHY either D-PHY or C-PHY mode. It is also PPI interface compliant allowing for easy integration the CIS-2 DSI controller. In different processes across foundries C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI already has ISO 26262 ASIL-B certification automotive multimedia addition to a long range of functions. Compliant spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy transmitter analog small area"
"updated_at" => 1684135626]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "MIPI C/D-PHY Combo"
"per_page" => 10
"q" => "MIPI C/D-PHY Combo"
]
"search_cutoff" => false
"search_time_ms" => 6]
2 => array:8 [
"facet_counts" => array:6 [0 => array:4 [
"counts" => array:6 [0 => array:3 [ …3]
1 => array:3 [ …3]
2 => array:3 [ …3]
3 => array:3 [ …3]
4 => array:3 [ …3]
5 => array:3 [ …3]
]
"field_name" => "provider.object"
"sampled" => false
"stats" => array:1 [
"total_values" => 6]
]
1 => array:4 [
"counts" => []
"field_name" => "asic.foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
2 => array:4 [
"counts" => []
"field_name" => "asic.foundry_node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
3 => array:4 [
"counts" => []
"field_name" => "asic.node_foundry"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
4 => array:4 [
"counts" => []
"field_name" => "asic.node"
"sampled" => false
"stats" => array:1 [
"total_values" => 0]
]
5 => array:4 [
"counts" => array:1 [0 => array:3 [ …3]
]
"field_name" => "productTypes"
"sampled" => false
"stats" => array:1 [
"total_values" => 1]
]
]
"found" => 26
"hits" => array:10 [0 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17418/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp-66bb8ebd98515.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1676615630
"id" => "17418"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc 40lp, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi rx ip in 40nm, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy rx ip, c/dphy receiver, combo analog phy"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Many production nodes use the C-PHY/D-PHY Combo because it uses the fewest resources and energy. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it easy to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are available with the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => """
在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能<br />\r\n<br />\r\n
"""
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17418
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "Many production nodes use the C-PHY/D-PHY Combo because it uses fewest resources and energy. Users can configure PHY in D-PHY or C-PHY mode to support a range of applications. Additionally complies with PPI interface making easy connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions available ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY rx in tsmc 40lp physical layer combo IP TSMC lp dsi/csi ip 40nm dphy phy csi controller silicon proven dsi c/dphy csi/dsi dsiphy receiver analog"
"updated_at" => 1685099487]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
1 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17417/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp-66bb8eba3f5f8.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1676614363
"id" => "17417"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 40LP.</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 40LP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc40, physical layer combo, c/DPHY IP in TSMC lp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 40lp, csi/dsi phy, combo phy 40nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, small "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It complies with the PPI interface as well, making connection with the CIS-2 or DSI controller simple. In a variety of foundry processes, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY has a ton of functions and is already ISO 26262 ASIL-B certified for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 40LP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 40 LP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 40 LP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-40-lp"
"sortable_id" => 17417
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 40LP Silicon Proven TSMC 40 LP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various production nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It complies with the PPI interface as well making connection CIS-2 DSI controller simple. In variety foundry processes C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI has ton functions is already ISO 26262 ASIL-B certified for multimedia automobiles. Compliant spec up to v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 40LP."
"text_medium_priority" => "MIPI c/DPHY tx in tsmc40 physical layer combo IP TSMC lp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 40lp csi/dsi 40nm dsiphy transmitter analog small"
"updated_at" => 1685099156]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
2 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17374/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e551ca21.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675764022
"id" => "17374"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc28nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small ar"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure the Combo PHY in D-PHY or C-PHY mode to support a range of applications. Additionally, it complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive foundry methods in terms of PPA (Performance, Power, and Area) and standard compliances are D-PHY and C/D-PHY Combo. A wide range of functions are offered by the ISO 26262 ASIL-B approved MIPI D-PHY for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17374
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo to consume the least amount of energy and funds. Users can configure PHY in D-PHY or C-PHY mode support a range applications. Additionally it complies with PPI interface making simple connect either CIS-2 DSI controller. The most competitive foundry methods terms PPA (Performance Power Area) standard compliances are C/D-PHY Combo. A wide functions offered by ISO 26262 ASIL-B approved MIPI for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 28 HPC+"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc28nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28nm dsiphy receiver analog small ar"
"updated_at" => 1685098958]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
3 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17373/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc-66bb8e51af981.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675755569
"id" => "17373"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 28 HPC+</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，Tx最多支持4个三组\r</li><li>支持TX-EQ和Tx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY Tx模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY Tx模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 28HPC+工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc28, physical layer combo, c/DPHY combo IP in TSMC hpc+, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 28hpc+, csi/dsi phy, combo phy 28hpc, dsiphy tx ip, c/dphy transmitter, combo analog "
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, which facilitates easy integration with the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in a number of foundry processes. In addition to a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.<br />\n
"""
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 28HPC+"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 28 HPC+"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，硅在 TSMC 28 HPC+ 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-28-hpc"
"sortable_id" => 17373
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 28HPC+ Silicon Proven TSMC 28 HPC+ T2M GmbH"
"text_low_priority" => """
C-PHY/D-PHY Combo at low cost and power in several manufacturing nodes. Users have the option of setting this PHY either D-PHY or C-PHY mode to support a variety applications. Additionally it complies with PPI interface which facilitates easy integration CIS-2 DSI controller. C/D-PHY most competitive PPA (Performance Power Area) standard compliances number foundry processes. In addition wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia applications.\n Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 28 HPC+
"""
"text_medium_priority" => "MIPI c/DPHY tx in tsmc28 physical layer combo IP TSMC hpc+ dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 28hpc+ csi/dsi 28hpc dsiphy transmitter analog"
"updated_at" => 1685098831]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
4 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17372/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4e644c2.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675754775
"id" => "17372"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHYv2.5规范的和C-PHYv2.0规范的条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每通道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc22nm, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy rx ip, c/dphy receiver, combo analog phy, small are"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY Combo 都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17372
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc22nm physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy receiver analog small are"
"updated_at" => 1685098500]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
5 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17371/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp-66bb8e4b0ae78.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675751517
"id" => "17371"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 22 ULP</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 22 ULP工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc22, physical layer combo, c/DPHY IP in TSMC ulp, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 22ulp, csi/dsi phy, combo phy 22nm, dsiphy tx ip, c/dphy transmitter, combo analog phy, smal"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications, users can set this Combo PHY in either D-PHY or C-PHY mode. It also conforms to the PPI interface, making integration with the CIS-2 or DSI controller simple. The most competitive PPA (Performance, Power, and Area) and standard compliances in several foundry processes are found in D-PHY and C/D-PHY Combo. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a host of functionality."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 22ULP"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 22 ULP"
"shortdescription_cn" => "MIPI C/D-PHY 组合 Tx IP，在 TSMC 22 ULP 中经过硅验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-22-ulp"
"sortable_id" => 17371
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 22ULP Silicon Proven TSMC 22 ULP T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in numerous process nodes at low cost and power. To accommodate a range of applications users can set this PHY either D-PHY or C-PHY mode. It also conforms to the PPI interface making integration with CIS-2 DSI controller simple. The most competitive PPA (Performance Power Area) standard compliances several foundry processes are found C/D-PHY Combo. MIPI already has ISO 26262 ASIL-B certification for automotive multimedia addition host functionality. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low power modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 22 ULP"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc22 physical layer combo IP TSMC ulp dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 22ulp csi/dsi 22nm dsiphy transmitter analog smal"
"updated_at" => 1685099232]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
6 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17370/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e47ab377.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675750993
"id" => "17370"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "In order to use the least amount of power and money, several production nodes use C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode to support a variety of applications. It is also PPI interface compliant, making it straightforward to connect to either the CIS-2 or DSI controller. In terms of PPA (Performance, Power, and Area) and standard compliances, D-PHY and C/D-PHY Combo are the most competitive foundry processes. The ISO 26262 ASIL-B certified MIPI D-PHY for automotive multimedia applications provides a wide range of features."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Rx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17370
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "In order to use the least amount of power and money several production nodes C-PHY/D-PHY Combo. The Combo PHY can be set up by users in either D-PHY or C-PHY mode support a variety applications. It is also PPI interface compliant making it straightforward connect CIS-2 DSI controller. terms PPA (Performance Power Area) standard compliances C/D-PHY are most competitive foundry processes. ISO 26262 ASIL-B certified MIPI for automotive multimedia applications provides wide range features. Compliant with spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1685099198]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
7 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17369/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc-66bb8e44557b0.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675750505
"id" => "17369"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 16FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 16FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc16, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 16, csi/dsi phy, combo phy 16ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this Combo PHY in either D-PHY or C-PHY mode to support a variety of applications. Additionally, it complies with the PPI interface, making it simple to integrate with either the CIS-2 or DSI controller. D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances in many processes throughout foundries. Along with a wide range of features, the MIPI D-PHY already possesses ISO 26262 ASIL-B certification for automotive multimedia applications."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地集成到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 16FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 16 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Tx IP，硅在 TSMC 16 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-16-ffc"
"sortable_id" => 17369
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 16FFC Silicon Proven TSMC 16 FFC T2M GmbH"
"text_low_priority" => "Low power and cost C-PHY/D-PHY Combo in multiple process nodes. Users can configure this PHY either D-PHY or C-PHY mode to support a variety of applications. Additionally it complies with the PPI interface making simple integrate CIS-2 DSI controller. C/D-PHY have most competitive PPA (Performance Power Area) standard compliances many processes throughout foundries. Along wide range features MIPI already possesses ISO 26262 ASIL-B certification for automotive multimedia Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 16FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc16 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 16 csi/dsi 16ffc dsiphy transmitter analog small area"
"updated_at" => 1684135959]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
8 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17348/icon_mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e106aa67.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675691326
"id" => "17348"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY rx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi rx ip, dphy rx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy rx ip, c/dphy receiver, combo analog phy, small area c/"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range of applications, users can configure this Combo PHY in either D-PHY or C-PHY mode. It also complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive PPA (Performance, Power, and Area) and standard compliances across a variety of foundry processes are found in D-PHY and C/D-PHY Combo. Numerous functionalities are offered by the ISO 26262 ASIL-B certified MIPI D-PHY for multimedia applications in automobiles."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY规范，提供了大量有关汽车多媒体应用的功能。"
"partnumber" => "MIPI C/D-PHY Combo Rx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => " MIPI C/D-PHY Combo Rx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-rx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17348
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Rx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range applications users can configure this PHY in either D-PHY or C-PHY mode. It also complies PPI interface making it simple to connect CIS-2 DSI controller. The most competitive PPA (Performance Power Area) standard compliances across variety foundry processes are found C/D-PHY Combo. Numerous functionalities offered by ISO 26262 ASIL-B certified MIPI for multimedia automobiles. Compliant spec up v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss long channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY rx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy receiver analog small area c/"
"updated_at" => 1684135839]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
9 => array:5 [
"document" => array:48 [
"asic.foundry" => []
"asic.foundry_node" => []
"asic.foundry_node_process" => []
"asic.node" => []
"asic.node_foundry" => []
"blockdiagram" => "/upload/catalog/product/blockdiagram/17347/icon_mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc-66bb8e0d1d007.jpg.webp"
"category.id" => array:1 [ …1]
"category.name" => array:1 [ …1]
"category.slug" => []
"created_at" => 1675690728
"id" => "17347"
"keyfeatures" => "<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li><li>Support both MIPI DSI and CSI-2 protocols</li><li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li><li>Support LS data rate of 10Mbps and Ultra-low power mode</li><li>Support fast lane turnaround (FTA) and alternate low-power (ALP) mode</li><li>Support D-PHY mode with 1 clock lane & up to 4 data lanes</li><li>Support C-PHY mode up to 3 trios for TX and 4 trios for RX</li><li>Support TX-EQ and Rx-EQ function to compensate loss of a long channel</li><li>Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)</li><li>Support additional C-PHY RX mode with 2 sets of 2 trios</li><li>Provide D-PHY clock and data lane swap function</li><li>Provide C-PHY trios swap function</li><li>Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests</li><li>Silicon proven in TSMC 12FFC</li></ul>"
"keyfeatures_cn" => "<ul><li>符合MIPI D-PHY规范的v2.5和C-PHY规范的v2.0条例\r</li><li>同时支持MIPI DSI和CSI-2协议\r</li><li>支持HS数据率，每车道6Gbps（6Gsps）\r</li><li>支持10Mbps的LS数据速率和超低功耗模式\r</li><li>支持快速通道周转（FTA）和备用低功耗（ALP）模式\r</li><li>支持D-PHY模式，带有1个时钟通道和最多4个数据通道\r</li><li>支持C-PHY模式，TX最多支持3个三组，RX最多支持4个三组\r</li><li>支持TX-EQ和Rx-EQ功能，以补偿长通道的损失\r</li><li>支持额外的D-PHY RX模式，包括2组（1个时钟通道和最多2个数据通道）\r</li><li>支持额外的C-PHY RX模式，包括2组2个三组\r</li><li>提供D-PHY时钟和数据通道交换功能\r</li><li>提供C-PHY trios交换功能\r</li><li>提供一个独立的速度多车道（三）并行测试模块用于大规模生产测试\r</li><li>在TSMC 12FFC工艺节点通过硅验证</li></ul>"
"keywords" => "MIPI c/DPHY tx in tsmc12, physical layer combo, c/DPHY IP in TSMC, dsi/csi tx ip, dphy tx combo phy ip, csi controller, silicon proven dsi ip, c/dphy in tsmc 12, csi/dsi phy, combo phy 12ffc, dsiphy tx ip, c/dphy transmitter, combo analog phy, small area"
"logo" => "t2m-v2-66bb477f994ef.webp"
"logo2" => "t2m-v2-66bb477f994ef.webp"
"name" => "asic.node"
"overview" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support various applications, users can set up this Combo PHY in either D-PHY or C-PHY mode. It is also PPI interface compliant, allowing for easy integration with either the CIS-2 or DSI controller. In different processes across foundries, D-PHY and C/D-PHY Combo have the most competitive PPA (Performance, Power, and Area) and standard compliances. The MIPI D-PHY already has ISO 26262 ASIL-B certification for automotive multimedia applications in addition to a long range of functions."
"overview_cn" => "在产品生产中，工艺节点通常采用C-PHY/D-PHY Combo来实现低功耗配置和减少生产成本。客户可在D-PHY或C-PHY模式下配置这个Combo PHY IP以实现不同领域应用的适配化。这个IP还支持PPI接口，能够快捷地连接到CIS-2或DSI控制器。在各种铸造工艺中，D-PHY和C/D-PHY组合都配备了最具竞争力的PPA（性能、功率和面积）和标准兼容性。此外，这个Combo PHY IP嗨通过ISO 26262 ASIL-B认证的MIPI D-PHY IP，提供了大量有关汽车多媒体应用的功能"
"partnumber" => "MIPI C/D-PHY Combo Tx IP in 12FFC"
"priority" => 1
"priority_taxo" => 1
"productTypes" => array:1 [ …1]
"provider.id" => 206
"provider.name" => "T2M GmbH"
"provider.object" => "{"id":206,"name":"T2M GmbH","providerslug":"t2m-gmbh"}"
"provider.priority" => 2001
"provider.slug" => "t2m-gmbh"
"published_as_new_at" => 0
"seofeatures" => """
<ul><li>Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0</li>\n<li>Support both MIPI DSI and CSI-2 protocols</li>\n<li>Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)</li>\n<li>Support LS data rate of 10Mbps and Ultra-low power mode</li>\n</ul>
"""
"seofeatures_cn" => ""
"shortdescription" => "MIPI C/D-PHY Combo Tx IP, Silicon Proven in TSMC 12 FFC"
"shortdescription_cn" => "MIPI C/D-PHY Combo Tx IP，硅在 TSMC 12 FFC 中得到验证"
"slug" => "mipi-c-d-phy-combo-tx-ip-silicon-proven-in-tsmc-12-ffc"
"sortable_id" => 17347
"taxo0" => array:1 [ …1]
"taxo1" => array:1 [ …1]
"taxo2" => array:1 [ …1]
"taxo3" => array:1 [ …1]
"taxo4" => array:1 [ …1]
"taxo5" => []
"taxo6" => []
"taxo7" => []
"taxo8" => []
"text_high_priority" => "MIPI C/D-PHY Combo Tx IP in 12FFC Silicon Proven TSMC 12 FFC T2M GmbH"
"text_low_priority" => "C-PHY/D-PHY Combo in various process nodes with low power and cost. To support applications users can set up this PHY either D-PHY or C-PHY mode. It is also PPI interface compliant allowing for easy integration the CIS-2 DSI controller. In different processes across foundries C/D-PHY have most competitive PPA (Performance Power Area) standard compliances. The MIPI already has ISO 26262 ASIL-B certification automotive multimedia addition to a long range of functions. Compliant spec v2.5 v2.0Support both CSI-2 protocolsSupport HS data rate 6Gbps ( 6Gsps ) per lane (per trio)Support LS 10Mbps Ultra-low modeSupport fast turnaround (FTA) alternate low-power (ALP) mode 1 clock & 4 lanesSupport 3 trios TX RXSupport TX-EQ Rx-EQ function compensate loss channelSupport additional RX 2 sets (1 lanes)Support triosProvide swap functionProvide stand-alone at-speed multi-lanes (trios) parallel BIST module mass production testsSilicon proven TSMC 12FFC"
"text_medium_priority" => "MIPI c/DPHY tx in tsmc12 physical layer combo IP TSMC dsi/csi ip dphy phy csi controller silicon proven dsi c/dphy tsmc 12 csi/dsi 12ffc dsiphy transmitter analog small area"
"updated_at" => 1684135626]
"highlight" => array:2 [
"text_high_priority" => array:2 [ …2]
"text_low_priority" => array:2 [ …2]
]
"highlights" => array:2 [0 => array:3 [ …3]
1 => array:3 [ …3]
]
"text_match" => 1763185779750731778
"text_match_info" => array:7 [
"best_field_score" => "3315704397824"
"best_field_weight" => 15
"fields_matched" => 2
"num_tokens_dropped" => 0
"score" => "1763185779750731778"
"tokens_matched" => 3
"typo_prefix_score" => 0]
]
]
"out_of" => 18250
"page" => 1
"request_params" => array:4 [
"collection_name" => "product_semiiphub"
"first_q" => "MIPI C/D-PHY Combo"
"per_page" => 10
"q" => "MIPI C/D-PHY Combo"
]
"search_cutoff" => false
"search_time_ms" => 3]
]
]
